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Abstract 
This thesis investigates general cornputer-aided noise and clock jitter anaiysis of 
sigma-delta modulators. The circuit is formulated at elecuical circuit level. Modula- 
ton with either switched-capacitor. switched-current, or continuous-time bop-filters can 
be analyzed. The methods and algorithms are also applicable to periodically switched 
linear networks, such as switched-capacitor and switched-current filters. 
Thermal noise is an important source limiting circuit resolution, but traditionai fre- 
quency domain noise analysis is not applicable to sigma-delta modulators. Noise analysis 
of sigma-delta modulators has not been presented before. In this thesis we give a new 
time domain method. It is applied to thermal noise analysis and dithering analysis. 
Clock jitter is another major source that results in performance degradation of ana- 
log sampled-data circuits. Despite the fact that clock jitter is usually random, previous 
methods were restricied to periodic jitter analysis. They are based on classicai switched- 
capacitor methods that analyze the circuit by exploiting its periodic switching nature. 
The introduction of random jitter destroys the periodic switching pattern, and classical 
methods are not applicable. To overcome this problem, we present a new varying-step 
sampled-data method for analysis of linear time invariant circuits. It is applied to clock 
jitter analysis of periodically switched linear networks and sigma-delta modulators. No 
restrictions on the jitter waveform were imposed. It can hancile either periodic or random 
clock jitter analysis. 
Transition matrix and input-transfer vector play important roles in circuit theory. 
Evduations of their time derivatives are needed for the special sampled-data method. 
In this thesis, direct computation methods for the denvative matrices and vectors are pre- 
sented. They are based on circuit theory concepts and aimed at numerical computation. 
The theones have been implemented in a cornputer program, and validated on nu- 
merical examples. Cornparisons are made with exact anaiysis, physicai rneasurements, 
or experimental observations. The dgorithrns are efficient, and transient anaiysis of a 
typical sigma-delta modulator for severai hundred thousand dock cycles is obtained in 
the order of minutes. 
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Sigma-delta modulators (SDMs) are an important type of circuits that draw attention 
frorn both acadernia and industry. They are undergoing active research and development. 
In the last decade, hundreds of papers devoted to the design and analysis of SDMs have 
appeared in major eleçtronics conferences each year. A paper collection [ l ]  and a book 
for state-of-the-art reviews and tutorials [2] were also published recently. 
Sigma-delta modulators are used for data conversion between analog and digital do- 
mains. One of their significant advantages is that the resolution of the overall converter 
can be much higher than the resolution of the intemal quantizer and the precision of 
the analog circuitry. This enables fabrication of high resolution data converters with 
digital signal processing (DSP) circuits in a digital compatible process. SDMs are typ- 
i cdy  implemented as switched-capacitor (SC) circuits. Because of the increasing in- 
terest in low-power, low-voltage, and compact electronic circuits in telecommunication, 
switched-current (SI) and continuous-the (Ci') SDMs have also emerged recently. 
The performance of a SDM is usually characterized by its signal-to-noise ratio (SNR). 
which is the ratio of signai power to in-band noise power, or by its dynamic range (DR). 
which is defined as the input-signal range between O dB and maximum SNR. When most 
of the quantization noise is shaped out of the signal-band, the noise floor of a SDM is 
dorninated by thermal noise, clock jitter. or other noise and distortion effects. 
Thermal noise is generated by random thermal motion of electrons in resisiors and 
semiconductors. It lirnits the resolution of a SDM in a fundamental way, and is a major 
factor restricting the performance of a voice-band SC SDM [3,4]. Clock jitter is a small 
deviation of the clocking from its desired time instants. It increases noise level at the 
output of a circuit performing sampling operations [5,  6, 7, 81. Clock jitter is another 
major contributor to performance degradation. It severely affects modulators designed 
for high frequency signals, especially when the loop-filters are continuous-time [9]. 
Although thermal noise and dock jitter are among the major factors limiting circuit 
performance, their contributions to total noise level remain unknown until physical mea- 
surements on the prototype chip are made. During the design cycle, knowledge of the 
noise and clock jitter performance still depends on guesswork of experienced designers. 
The hand analysis involved is often difficult and exhaustive. It lengthens the concept-to- 
market cycle. 
With a harsh noniinearity - the quantizer - placed in the feedback loop, a SDM is 
difficult to analyze. Many methods and tools [IO, 1 1, 12, 13, 14, 15, 16, 17, 18, 191 have 
been described in the literature. However, after more than 15 years of constant research 
and development, methods for noise and clock jitter anaiysis of SDMs at the electncai 
circuit level are still not availabie. 
Noise analysis is traditionally done in frequency domain. This includes the classical 
methods for linear tirne invariant circuits [20], and the methods developed for switched- 
capacitor networks [21, 22. 23, 24, 251. But because of the highly nonlinear nature of 
SDMs, frequency domain analysis is not applicable. 
Tirne-domain noise analysis is the only possibility. Approaches based on lineariza- 
tion at each time step using Taylor series [26] or other expansion methods fail. as the 
state of the circuit is not solely decided by the signai content. At sorne time point, the 
noise can be comparable to the signal, and cm change the comparator output. A new 
method for t h e  domain noise analysis is needed. It must be able to work with the circuit 
without linearizing the quantizer. and, it must be efficient to facilitate the long transient 
simulation needs. Additional requirements include simulation accuracy to detect noise 
information in the presence of large signal waveforms. Tirne domain noise analysis of 
SDMs is not an easy task, as the circuits are high resolution and their performance mea- 
sures are based on statistical averages over a very large number of sarnples. 
In real life, clock jitter usually cornes from the noise in the clock generating cir- 
cuitry, or through coupling of various interference sources. It is not necessady peri- 
odic, but often contains a broadband spectmm. Despite the importance of clock jitter 
on the performance of analog sampled data circuits like SC and SI filten, only a few 
researchen [27, 281 have touched upon this topic, and they simplified the analysis by 
resuicting their attention to periodic jitter waveforms. 
Both SC and PSL (periodically switched linear) network analysis methods are based 
on the periodic switching nature of the circuit. By partitioning the circuit into afinite 
number of phases, a set of charge-transfer or differential equations cm be written. The 
circuit is analyzed by recursively solving these equations. If only periodic clock jitter 
exists, a circuit can still be partitioned into a finite, although larger, number of phases [27, 
281. Classical methods can be extended to accommodate their analysis [W. 281. 
The introduction of random clock jitter results in an infinite number of phases. This 
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violates the fundamentalassumption which classical SC and PSL circuit anaiysis meth- 
ods are based on. A new method that cm analyze the circuit with periodic and, more 
importantly, random jitter in the clocking is needed. 
Al1 sigma-delta modulator structures suffer from the idle-channel tone phenomenon. 
These tones degrade the quality of signal conversion [29]. Dithenng is a technique that 
aims at eliminating the unwanted tones by adding small arnount of noise to the cir- 
cuit [30]. Dithering noise can be considered as additional noise source, and the method 
developed for noise analysis of SDMs can be extended for dithering analysis. 
In surnrnary, new methods are needed for thermal noise, clock jitter, and dithering 
analysis of SDMs at elecuicai circuit level. The desirable attributes include (i) efficiency 
and accuracy ; (ii) applicable to switched-capacitor, switched-current, and continuous- 
time SDMs; (iii) suitable for computer application. 
1.2 Objectives 
This thesis proposes new methods for noise analysis, dock jitter analysis, and dithering 
analysis. It develops corresponding computational algorithms, and implements them in 
a computer program, 
The result of this research is a set of new methods and algorithms as weIl as a simu- 
lation tool. Equations are fomulated at electrical circuit level, and the simulator targets 
a wide variety of SDMs. The following elements can be included in the circuit repre- 
sentation: ideal or single-pole operational amplifiers, transistors working in smaii signal 
condition. extemal clocked switches, capacitors, resistors, inductors, independent curent 
or voltage sources, ai l  four types of Linear controlled sources, and latched comparators 
or quaniizers. General nonlinear and transistor Ievel descriptions are not allowed. 
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The research is conducted in three steps: 
1. Propose new methods and develop computational algorithms; 
2. Implement the aigorithms in a computer prograrn; 
3. Validate the methods, algorithms, and tool on numericd exarnples by comparing 
the simulation results with theory predictions, physical measurements, or experi- 
mental observations. 
1.3 Thesis Organization 
Chapter 2 reviews the background information associated with this thesis. After a bnef 
introduction of SDMs, we discuss the trend from the early switched-capacitor to recent 
switched-current and continuous-time implementations. Comments on the advantages 
and drawbacks of each implementation are given. The methods and tools for analysis 
of SDMs are critically reviewed based on the following classifications: block level for 
conceptual design phase, electrical circuit level for circuit design phase, and low level full 
circuit simulation for design verification phase. Thermal noise, dock jitter, and dithering 
anaiysis at these three levels are discussed. At the end, sampled data analysis methods 
and a numerical Laplace inversion method are revisited. 
Chapter 3 proposes a new method for noise anaiysis of SDMs. The method is general 
and systematic. Important electrical noise sources in integrated circuits are identified, 
and the modeling of thermal noise in frequency domain and time domain is reviewed. 
An overview of noise andysis methods is given, and an efficient the-domain method 
is proposed. By using this new noise analysis method, numerical exarnples are given on 
LTI (linear time invariant) circuits, PSL networks, and SDMs. The results are compared 
with exact anaiysis or physicai measurements. 
Chapter 4 extends the noise analysis rnethod of chapter 3 to dithering analysis of 
SDMs. The present state of dithering analysis is brieffy reviewed. Numencal exarn- 
ples are given to show the effect of dithering in breaking up limit-cycle patterns, and to 
demonstrate the effect of thermal noise acting as dithering noise. 
Chapter 5 presents a new method for arbitrary waveform clock-jitter analysis of PSL 
networks. Formulation methods and computational algorithms for the time derivatives 
of the circuit transition matrix and the input transfer vector are provided. Simulation 
exarnples on the influence of random and sinusoidal clock-jitter on SC and SI filter per- 
formance are given. 
Chapter 6 extends the rnethod of chapter 5 to clock jitter analysis of SDMs. Exam- 
ples are given to show the usefulness of the method. In particular, we study the role of 
clock jitter on the performance degradation of SDMs involved in direct RF/IF conversion. 
Simulation results are compared with experimental observations. 
Chapter 7 sumarizes the work presented in th is  thesis. Areas of further research 
are suggested. 
Appendix A gives a bnef description of the simulation tool developed - SDNoise. A 
block diagram of the prograrn structure is included. 
1.4 Original Contribution 
Original contributions in this thesis are made in deriving new methods and algorithms 
for cornputer-aided analysis of SDMs. and in implementing them in a practical cornputer 
program. The phenomena studied include thermal noise, clock jitter, and dithering noise. 
To the best of the author's knowledge, they are thefint ever noise analysis and thefust 
ever clock jitter analysis methods available for SDMs at electncal circuit level. 
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In addition, this thesis contributes tu circuit theory: (1) by giving a varying step 
sampled data analysis method for LTI circuits; (2) by defining time derivatives of the 
circuit transition matrix and of the input transfer vector, and providing corresponding 
computational aigori thms. 
a The methods are general in that no restrictions on circuit topologies or jitter wave- 
forms are made. They are applicable to both switched-capacitor, switched-current, 
and continuous-time SDMs. 
The methods and the tool can also be used for noise analysis of PSL networks 
where direct frequency domain analysis is not s~aightforward. 
a The formulation is at electrical circuit level. It allows the study of noise contribu- 
tions by individual circuit eiements. The tool relieves the designer from exhaustive 
hand analysis and provides accurate results. 
a The algorithms are efficient and accurate. Transient simulation of a typical SDM 
over severai hundred thousand dock-cycles is obtained in the order of minutes. 
Chapter 2 
Sigma Delta Modulators: Background 
Review 
In this chapter we review the background associated with noise and clock jitter analysis 
of SDMs. After a brief introduction of the basic concepts, we give an overview of the 
trends in circuit implementation. The simulation methods and tools are reviewed with 
emphasis on the noise and clock jitter analysis. Finally, sampled data analysis methods 
and a numerical Laplace inversion method are revisited. 
2.1 Introduction to Sigma Delta Modulators 
In this section, we briefly introduce oversampled sigma-delta modulators. Many excel- 
lent papers on this subject are also avaüable [3 1,321. 
In modern VLSI technology, it is possible to fabncate large and complex digital sig- 
nal processing circuits on a single chip. Compared with their analog counterparts, digital 
circuits have many benefits. For example, they are more suitable for design automation 
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and have higher noise immunity. Modem signal processing circuits are usually digital, 
but signals in the real world are analog. Data converters are needed to convert signals 
between analog and digital domains. 
There are many types of data converters. Among them. oversampled sigma-delta 
modulation converters are known for trading off speed for resolution, and for shifting 
complexity from anaiog circuitry to digital circuitry. The resolution of the converter is 
much higher than the resolution of its intemal quantizer and the precision of its analog 
circuitry. The pice paid for Iow precision analog circuitry and high conversion resolution 
is increased complexity of the digital circuitry and low-to-mediumsignal bandwidth. The 
benefit brought by low precision analog circuitry is that the circuit can be fabricated in a 
digital compatible technology. 
fs 
Figure 2.1 : A sigma-delta modulation A/D converter 
* 
Two steps are needed to convert an analog signai into digitai domain. First, the signai 
is sampled at discrete instants of time, then its amplitude is quantized into a finite set of 
values. The block level structure of a typical SDM is shown in Fig. 2.1. The anti-aliasing 
filter limits the bandwidth of the input signal before sampling. The SDM is used to 
perform the sampling and the quantization operations. Different transfer characteristics 
are applied to the input signai and the quantization noise. The power spectrum of the 
quantization noise is shaped over the sampling frequency band [- f J 2 ,  f . / 2 ] ,  with most 
Loop Filter 
Decimator 
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Nyquist rate 
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oversarnpled / 
Figure 2.2: Quantization noise power spectrum density 
of the noise power moved from low frequencies to high frequencies. This is shown in 
Fig. 2.2, dong with a cornparison with the power spectrum densities (PSDs) of Nyquist 
rate and oversampled data converters. In contrast to the noise shaping of the quantization 
noise. the signal transfer characteristics are not changed. A digital decimator is employed 
after the modulator to attenuate out-of-band noise and down-sarnple the signal to the 
Nyquist rate for digital signal processing or storage. 
Decimator 
r - - , , J  
Figure 2.3: First-order sigma-delta modulation ND converter 
A first-order SDM consists of an integrator and a single or multi-bit quaotizer in the 
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feedback loop, as shown in Fig. 2.3. Its transfer function in z-domain is [32]: 
where the output, Y @ ) ,  is a function of the input, X ( z ) ,  and of the quantization noise, 
E ( z ) .  The signai is delayed by one sample only, while the quantization noise is shaped 
by a first-order r-domain differentiator. A popular method1 linearizes the circuit by 
replacing the quantizer with a noise source, usually a white noise of uniform probability 
density function over f A!2, where A is the input step-size of the quantizer [34]. Based 
on this model, the in-band quantization noise power is [32]: 
where fB is the signal bandwidth, and fa is the sampling frequency. Note that the quan- 
tization noise power is inversely proportional to the cube of the oversampling ratio - the 
ratio of fa/% fE. Higher oversampling ratios result in iower in-band quantization noise 
power, and higher conversion resolution is obtained. Nevertheless, an upper limit on 
the oversampling ratio exists because of the fixed signal-bandwidth and the maximum 
operating speed available in a given technology. Higher order modulators are needed to 
further improve the conversion resolution. 
A second-order SDM structure is shown in Fig. 2.4. Its z-dornain transfer function 
is 1321: 
The signal is still delayed by one sample only, while the quantization noise is shaped by 
a second-order z-domain differentiator. Its in-band quantization noise power is 1321: 
'~lthough this approach produces uscful insight, it fails to take into account the tme nonlinear nature 
of the systeni. Many important effects, such as the tonal behavior and the modulator instability, cannot be 
studied [33]. This method will not be discussed further. 
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quantizer 
Figure 2.4: Second-order sigma-delta modulator 
As shown in Fig. 2.5. high order SDMs c m  be employed to move even more quan- 
tization noise power out of the signal-band. They can be constnicted as a simple expan- 
sion of the first and the second order modulators. However, modulators with this type of 
topology often suffer from stability problems [35]. An alternative for high-order noise 
transfer function is the multi-stage ( MASH ) configuration (36, 371, where the circuit 
is built by cascading stable single stages. An excellent review of high-order sigma-delta 
data converters cm be found in [38]. 
Besidcs traditional lowpass sigma-delta circuits. bandpass systems [39,40,41] have 
also k e n  studied and implemented in recent years. 
2.2 Trends in Circuit Implementation 
Monolithic analog filters can be classified as either discrete or continuous time circuits. 
The former include SC and SI filters, the latter include passive RLC, RC active, and 
G, -C filters. 
Sigma-delta modulators can be built with either discrete or continuous-time loop- 
filters. Discrete t h e  implementations, especiaiiy SC SDMs, gained most of the attention 
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Frequency Nonnalized to fs 
Figure 2.5: Noise transfer characteristics of sigma-delta modulators 
in the past. However, SI and Cï designs have experienced rapid development in recent 
years. A brief discussion of the reasons behind the evolution is given in this section. 
2.2.1 Switched-Capacitor Sigma-Delta Modulators 
A SC filter is formed by capacitors, operational amplifiers, and periodically operated 
switches. Its transfer function is defined by the dock frequency and the capacitor ratios, 
which are insensitive to process parameter and temperature variations 1421. SC tech- 
niques are ideal for realization of stable and accurate analog filters in low-cost digital 
compatible MOS technology. Most of the early designs of SDMs were implemented in 
SC technique [ 11. 
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The use of SC technique in high frequency applications, however. is limited by their 
requirement of the operationai amplifiers and floating capacitors. Operational ampli- 
fiers (opamps) have to be fast enough to settle within half of the clock period. As a 
rule of thurnb, the opamp bandwidth has to be at least 7 times larger than the clock fre- 
quency [42]. In addition, an extra Iayer of polysilicon is required on top of a pure digital 
CMOS process to implement linear floating capacitors. This is costly when most of the 
circuitry on the same chip is digital. The additional layer of polysilicon is even more 
difficult to obtain as the CMOS technologies move to the deep sub-micron range [43]. 
The trend towards deep sub-micron process aiso leads to reduced power supply voit- 
ages. This makes the design of wide dynarnic range, high gain, and high speed voltage- 
mode circuit more difficult [43]. 
2.2.2 Switched-Current Sigma-Delta Modulators 
Switched-current circuits operate with currents instead of voltages. They have the poten- 
tial of high-speed and low voltage operation [43]. 
SI circuits cm be implemented in a fully digital technology, as neither floating ca- 
pacitors nor operational amplifiers are required, and the only building elements are tran- 
sistors and switches. In addition, by eliminating operationai amplifiers, SI circuits can 
operate at high sampling raies with much lower power consumption [44]. They also have 
the advantage of smaller size due to simplified circuit structure without floating capac- 
iton [44]. SI technique is an ideai alternative for discrete-time analog circuit design, 
especially in low voltage and low power applications. It has attracted considerable in- 
terest from the integrated circuit design community [45,46], and was quickly applied to 
SDMs [47,48,49,44]. 
A major disadvantage of SI circuits is clock feedthrough, which increases both the 
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noise and distortion levels [50]. Due to the absence of large capacitors, this effect is much 
more severe than in SC circuits [42]. The impact of clock feedthrough cm be reduced by 
using lower clock rates [44] with the side effect of limited operating speed. 
2.2.3 Continuous-Time Sigma-Delta Modulators 
By placing the data converters closer to the antenna. the complexity of a wireless commu- 
nication system cm be reduced and the reliability can be increased [5 11. High frequency 
data converters are needed in this situation. 
The majority of SDMs reported to date have discrete-time loop-filters in CMOS tech- 
nology. The signal bandwidth of these SDMs is very restricted, usually to the audio 
range [6]. On the other hand, the realization of discrete-time SDMs in other high speed 
technologies, such as bipolar, is difficult [6]. 
Additional disadvantages associated with discrete-time SDMs are: 
1. The design is complicated by the use of anti-aiiasing continuous-time filters [42]. 
2. Large arnounts of high-frequency noise can be aliased into the baseband. The 
increased in-band noise power can drasticaiiy reduce the dynamic range of a mod- 
ulator [42]. Due to diasing, it is well recognized that thermal noise is a major 
source that limits the resolution of a voice-band SC SDM. 
It has k e n  dernonstrated that a continuous-time SDM designed in a given technology 
usually possesses higher signal bandwidth than its discrete-time counterparts [a. Tradi- 
tiond continuous-time filters, such as passive RLC and active RC filters. are not suitable 
for monolithic implementation [52]. Fortunately, transconductor-C ((2,-C) filters can be 
implemented in a fuily integrated form in any technology [52]. The frequency range of 
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transconductance circuits in CMOS technology extends well into 50 MHz range, and a 
frequency range larger than 500 MHz is possible in bipolar technology [52]. Because of 
the application of G,-C filters, design of high-frequency continuous-time telecommuni- 
cation circuits becomes feasible. 
Sigma-delta modulaton with G,-C loop-filter were widely reported in recent years. 
The use of CMOS technology in high-frequency applications was explored in [ 5 ] .  An- 
other investigation in CMOS technology [91 studied low-power design for voice-band 
applications. Bandpass design in BICMOS technology [7] was also reported. The pos- 
sible extension of the use of SDMs to intermediatehadi0 frequencies (IF/RF) by using 
high speed technologies was demonstrated in [6,5 11. 
The major complications in continuous-time modulators are: 
1. Clock jitter contributes to the noise level and can become a significant problem [5, 
6,7, 81. In a SC circuit, the charge is transferred in a short period of time after the 
clock edge. But in a CT circuit, the charge is transferred over the entire cycle. It is 
expected to be more sensitive to clock jitter [9]. 
2. The frequency characteristics of a CT loop-filter are decided by element values and 
subject to process spread; also, they do not scale with the sampling frequency [9]. 
2.3 Simulation Methods and Tools 
SPICE type transistor level simulation tools are widely used for the anaiysis of integrated 
circuits. The circuit is modeied at transistor level, and simulated with device models. 
This level of analysis provides circuit details, and allows investigation of various circuit 
imperfections and nonlinearities. However, excessive simulation thne for SDM reaches 
the limits of these simulators [53]. 
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2.3.1 Challenge 
The difficulties associated with cornputer-aided anaiysis of SDMs are: 
1. Components with horsh nonlinearity -quantizers - exist in the feedback loop. 
Direct frequency domain analysis is not possible. Transient analysis is the only 
choice. 
2. The circuit is a dual-time system with a rapidly varying clock and a slowly varying 
input signal. 
The typical clock frequency is in the MHz range, while the input signal is in the 
H z  range. Transient analysis for thousands of clock cycles is needed just to ob- 
serve a few cycles of the signal. 
3. Circuit performance is characterized &y frequency components. 
The performance is typically specified by the signal-to-noise ratio or dynamic 
range, which are based on statistical averages over a very large number of Sam- 
ples. Simulation results over several cycles of the input signal, usually tens of 
thousands of clock cycles, have to be obtained to evaluate the SNR for one partic- 
ular input amplitude. Furthemore, the dynamic-range is estimated from the S N R  
versus input-amplitude curve, where many long transient simulations are needed. 
4. High simulation accuracy is required. 
In order to observe the tnie circuit behavior, the numerical noise brought by the 
simulation algorithm and finite precision arithmetic has to be kept much lower 
than the actual circuit noise Boor. Sigma-delta modulators with SNR in excess of 
120 dB have been reported [54]. Such high simulation accuracy is hard to obtain 
with transistor level simulators. SPICE type general purpose analog simulators 
use classical numerical integration methods, and the accuracy is limited by the 
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local inincation error. The local truncation error can be reduced by decreasing 
the integration step, but the penalty is increased simulation time. There is a lower 
bound on the local truncation error. Beyond this Iirnit, smaller time step will result 
in increasing error 1551. 
Simultaneous need of long and accurate transient simulation reaches the limit of a 
transistor level simulator, and often results in extremely long CPU time. which might be 
counted in days. 
Efficient special purpose simulation methods for SDMs are needed, especially for use 
in the design cycle. They can be classified into three categories: block level, electrical 
circuit level, and transistor level. In this section, based on the above classifications, we 
give a review of the simulation methods and tools for SDMs. Other overviews on this 
subject can be found in [53,56]. 
2.3.2 Classification and Review 
Simulation methods for SDMs can be classified by the modei abstraction level. Simple 
models usuaily lead to fast simulation; detailed models provide more realistic results. 
Tradesffs between simulation speed and model accuracy are often made in different 
stages during the design cycle. 
Block Level Simulation for Conceptual Design Phase 
In the conceptual design phase, the circuit architecture is determined according to high 
level specifications. The block level simulation is suitable at this stage. It does not require 
electrical details of the circuit which are not avaiiable at this stage, and provides fast 
simulation that enables architecture selection from a wide variety of circuit topologies. 
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The noise shaping and signal transfer functions for a SDM can be designed in the r- 
domain. This is the easiest and most widely used method. Difference equation simulation 
for z-domain transfer function is straightforward, and can be easily programrned with 
several lines of Matlab coding. But such codes are restricted to a specific circuit topology. 
Dedicated hand analysis is needed for each change of the topology, and a new set of codes 
has to be developed. This method lacks the fiexibility for quick examination of several 
architectures. 
General purpose block level simulation tools like MIDAS(1992) [15] are used. In 
this type of simulator, the circuit is represented by highly abstract function blocks, such 
as delay, adder, and quantizer. A simple signal-flow-chart type simulation is performed. 
The functional blocks in MIDAS are defined in model files, where circuit limitations 
may be added to the description. However, many circuit nonidealities, like frequency 
dependent characteristics, are difficult to mode1. 
Simulation tools in this category are event driven. Digital simulation techniques like 
event tracing and scheduling are used. Typical elements are logic and delay functions. 
Electricai details of the circuit are avoided, and the circuit operation is characterized 
by highly abstract mathematical models. Simplicity in the circuit model enables fast 
simulation. 
Additive noise sources can be added to the block level representation. Some general 
understanding of the noise performance can be obtained this way. However, thermal or 
other circuit noise analysis by this method could be prohibitively complicated, and the 
accuracy is not assured: Exhaustive hand-analysis is needed to calculate the noise power 
for each loop-filter; Caution must be paid to details such as how much wideband noise 
is aliased into the baseband; It is next to impossible to find a pseudo-random number 
sequence whose spectrum has the same shape as the filter noise response; Each change 
of the circuit requires a new hand-andysis and random noise source mapping process. 
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The clock jitter effect has been studied by sorne researchen at this level [57, 581. 
Sarnpling of the input signal is considered as the only source of error, and a data se- 
quence of the input sinusoid sarnpled at unequally spaced time instants is fed to the 
block level simulation. Again, although this approach cm provide general insight dur- 
ing the conceptuai design phase, it is not suitable for detailed circuit design or design 
verification. Additional comments will be given in chapter 5 and chapter 6. 
In summary. the block level representation is highly abstract and mathematically on- 
ented. No circuit implementation details are available. It is only suitable for conceptual 
design. 
Electrical-Circuit Level Simulation for Circuit Design Phase 
In the circuit design phase, electricd details are added to the circuit. Specific parameters, 
like gain-bandwidth of the operationai amplifiers and capacitor values, are considered. 
Most of the simulation tools for SDMs in this category evolved from those originally 
designed for SC filters. Additional digital functions like latched comparators and logic 
gates are included to accornrnodate the analysis of SDMs. Because of the nonlinear 
nature of the ckcuit, simulation is only performed in the time domain. 
S witched-capacitor networks can be analyzed either in the charge-voltage (QV) regime 
or the current-voltage (IV) regime. Approaches in the first category are calied ideal 
switched-capacitor methods. They simplify the anaiysis by elirninating curent from 
the formulation. This is achieved by restncting the element types to capacitors, ideai 
switches ( opedshort circuits ), voltage sources, voltage controlled voltage sources, and 
ideal or finite-gain operational amplifiers. The analysis proceeds by recunively solving 
a finite set of charge-transfer equations. Tools for analysis of SDMs in this category in- 
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clude SWITCAPZ(l99O) [ 1 11 and ~ U s ~ ~ ( 1 9 9 2 ) ~  [ 161. They are limited to discrete-time 
SDMs. Modulators with CT loop-filters cannot be handled. 
Periodically switched-linear network analysis is necessary when some circuit nonide- 
alities, like finite bandwidth of operational amplifiers and switch ON-resistances, cannot 
be neglected; or when elements like controlled current sources are cntical to model the 
circuit. Methods in this category view the network as a linear circuit. and the formula- 
tion is done in the IV regime. Al1 linear elements are allowed. Simulation tools in this 
category can be applied not only to SC but also to SI and Ci' circuits. 
Transient analysis in the IV regime usually requires time integration. It is computa- 
tionally expensive if ordinary numencal integration methods are involved, and can result 
in extremely long CPU time for dual-time circuits like SDMs and switched analog filters. 
Some strategies must be followed to speed up the simulation. In SAMBA(1990) [13], the 
nonlinearities are approximated by piecewise linear (PWL) models. The idea is that if 
a circuit is restricted to any particular segment of the PWL model, it cm be solved as a 
linear circuit. The responses for these linear circuits are computed symbolically before 
the simulation starts. During transient analysis, the symbolic expressions are evaluated 
at the switching instants. This approach has the disadvantage that each combination of 
PWL segments must be solved separately, which leads to a large number of linear cir- 
cuit approximations. In AWEwit(1993) [18], an IV formulation is adopted in addition 
to the conventional QV formulation. This means that while the SC parts are handled in 
the QV regime, the resistive portions are solved in some form of numerical integration. 
Asymptotic Waveform Evaluation (AWE) 1591 is applied to approximate the transfer 
function by a low-order dominant pole model. The evaluation of this simplified model 
can be, depending on circuit site, significantly faster than the classical transient anal- 
ysis. A sampled-data analysis technique 1601 was appiied in DELTA(1994) [61] and 
*dso has block level simulation capability. 
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SDSIM(1994) [19,62] for fast and accurate simulation of SDMs. This method was im- 
proved and presented systematically in [19,62]. Some constant matrices and vectors are 
computed numerically only once before the simulation starts. During transient analysis, 
the circuit response at discrete time instants is obtained by manipulation of the precom- 
puted matrices and vectors. A review of this method, together with a surnmary of the 
sarnpled data analysis of analog circuits, is given in section 2.4. 
Noise and dock jitter analysis of SDMs at the electncal circuit level are not avail- 
able elsewhere. A cornprehensive overview of noise analysis is given in section 3.3. 
Clock jitter, especially randorn jitter, destroys the regular pattern of the circuit operation. 
Special treatment, other than the conventional circuit analysis techniques, is needed. A 
state-of-the-art review of the clock jitter analysis of PSL network is given in chapter 5, 
and additional comments for SDMs are given in chapter 6. 
Low Level Full Circuit Simulation for Design Verüication 
Although transistor level analysis allows investigation of many circuit nonidealities and 
nonlinearities, it is used only in the design verification phase. This is because (1) ex- 
tremely long simulation time is required; (2) the transistor level circuit details are not 
available at earlier stages. 
In ZIilM(1988) [63, 101, a clever table look-up method is adopted. Some important 
sub-circuits. such as integrators, are simulated for a single clock cycle under different 
operating conditions by an extemal transistor level simulator. The results are saved in 
look-up-tables. Then, with reference to the interpolated table points, a difference equa- 
tion simulator is used to simulate the performance of the whole circuit. This approach 
is useful when the critical blocks have been implemented at transistor level. and quick 
design verifkation is needed. Nevertheless, this method has its limitations. The major 
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drawbacks are: ( 1) table generation is tedious and requires extensive human interaction 
and design experience. New tables have to be generated each time the circuit is modi- 
fied; (2) simulation accuracy is limited by table interpolation error; (3) large memory is 
needed to store the tables; (4) noise and clock jitter effects cannot be malyzed. 
The noise anaiysis algonthms implemented in SPICE type simulators are applicable 
only to circuits obtained by linearizing the original network around its DC operating 
point (641. Due to the highly nonlinear nature of SDMs, neither thermal noise, nor clock 
jitter, nor dithering effects can be anaiyzed this way. 
Additional time-domain noise sources might be added to the clocking signal to model 
clock jitter, and added throughout the circuit to model thermal noise and dithering noise. 
These noise sources c m  be included in SPICE transient simulation of SDMs. However, 
such an approach is hindered by the inherent limitations of the SPICE type transient 
analysis algorithrn: 
1. In typical versions of SPICE, the accuracy of transient analysis is of the order of 
120 dB or less [65]. For a high resolution circuit like a SDM, the noise effects 
obtained from such a simulation algorithm are more likely io be numerical noise, 
not true circuit noise. 
2. The inclusion of many noise sources in the transient analysis will result in exces- 
sive increase of the computational burden. It lengthens the already prohibitively 
long simulation time. Furthemore, in order to model the high frequency noise 
that might be aliased into the baseband, either a large number of sinusoidal noise 
sources with random phases [66] must be included, or very small steps [67] must 
be maintained throughout the analysis. Both cases make the situation even worse. 
3. In time domain noise analysis, attention must be paid to the amount of noise power 
injected into the circuit. Noise power is related to the noise bandwidth in frequency 
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domain. In time domain, it is usually related to the step-size of transient analysis. 
In SPICE, this step-size is controlled intemaily. It is not known a priori, and makes 
time domain noise power modeling difficult. 
In surnmary, transistor level simulation of SDMs is restricted to design verification. 
Noise and clock jitter analysis capabilities at this level are very lirnited. 
2.3.3 Summary 
The features of the simulation tools available for SDMs are surnmarized in Table 2.1. 
They are evaluated on the element abstraction level, the simulation accuracy and effi- 
ciency achieved, the computer memory needed, and the noise analysis capabilities. The 
goal of this research is listed in the column marked as objective. 
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2.4 Sampled Data Analysis of Analog Circuits 
Sampled-data analysis cm simultaneously maintain the accuracy and efficiency of sim- 
ulation. In this thesis, new sampled-data methods for noise and clock jitter analysis are 
developed. A brief review of the background is provided in this section. 
Given a linear time invariant network. the state variable vector x ( t ) ,  its initial state 
xo and the input u(t) for t 2 to, we wish to find the output y ( t )  for t 2 to. The State 
Space equations can be formulated as: 
where A, B, C? D are constant coefficient matrices. 
The time-domain solution [68] of the State Space equation (2.5) is: 
where the first tenn corresponds to the naturd response or the zero-input response, and 
the second term corresponds to the forced response or the zero-state response. The matrix 
exponentiai eAt is defined as an infinite series: 
The output y ( t )  can be obtained by straightforward algebraic operations once the solution 
for x ( t ) is known. 
Chua and Lin 1681 considered the the-domain sampled-data analysis of the state 
equation (2.5). Both x ( t )  and y @ )  were determined only for some discrete values of t, 
for example, 
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where E is an integer and T is a suitably chosen time interval. The input u(bT) is 
assumed to be known for d l  k, and an equation that relates x(kT + T )  to x(kT) and 
u (kT )  is looked for. Once this difference equation is obtained, x(kT) can be calculated 
successively for al1 k, which is a special form of numerical integration. Let to = kT and 
t = kT + T, equation (2.6) can be written as 
Equation (2.9) was transferred into exact difference equation formula for two special in- 
put cases, namely, piecewise constant inputs and continuous piecewise linear inputs. For 
general continuous-time inputs, the forcing function u( t )  was approximated by piecewise- 
constant or piecewise-linear wavefoms, and (2.9) was transferred into approximate dif- 
ference equations. 
Sampled data analysis of analog circuits, or analysis of analog circuits by difference 
equations, reveals the circuit behavior with full analog details at discrete instants of time. 
The associated computational cost is a cheap difference equation simulation. The use- 
fulness of the approach by Chua and Lin is limited, however, due to the fact that 
1. It is based on State-Space formulation, where the state transition matnk, eAT, is 
computed, and the simulation is canied out by solving state-variables in a succes- 
sive fashion. Aithough useful in theoretical studies, the State-Space formulation is 
no longer used in computer applications [55]. Approaches based on formulation 
methods widely used in modem computer-aided analysis tools, such as Modified 
Nodal Analy sis (MNA) , are preferred. 
2. The state transition matrix is approximated by a finite nurnber of terms of the 
infinite series expansion in (2.7). A large number of terms is needed to avoid the 
numerical instabüity problem [68]. 
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3. The representation of the integral by difference equation is exact only for piece- 
wise constant or piece-wise linear inputs. For other common inputs like sinusoids, 
it is obtained by approximation. This not only complicates the computer code, but 
also results in significant errors, especiaily when simulated over a large number of 
time points. 
Opai [ 191 recognized that for a complex exponential input 
the integral part of (2.6) corresponding to the zero-state response cm be written in closed 
form as 
Define a constant matrix M and a constant vector P as: 
With to = 0, formula (2.9) can be written as a difference equation: 
x ( T )  = Mx, +P, 
x(nT + T )  = Mx(nT) + pemT. 
Multiple complex exponeritial inputs can be included by applying the superposition nile 
for linear circuits 
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where k is the number of inputs. The benefit of considering complex exponential inputs 
is obvious. It enables the exact expression of the circuit response for a wide variety of 
common input functions. Sinusoidal inputs are included by setting s = j w ,  and in the 
case of u( t )  = cos(wt) ,  equation (2.13) is rnodified to: 
where Re(.) denotes the real part of a complex argument. For input u(t ) = sin(wt ), the 
imaginary part is used instead. Step inputs are included by setting w = O in equation 
(2.15), and the introduction of additional input functions is discussed in [19]. 
The MNA equations for a Ln circuit are [55] 
where al1 conductances and constants arising in the formulation are stored in the matrix 
G. al1 capacitor and inductor values are stored in the matrix C . the connection of the 
input source to the circuit is in d, v(t) is the vector of node voltages and sorne branch 
currents needed for MNA, and vo is the initial condition vector. 
The derivations of the matrix M and vector P in MNA are given in [62]. together 
with the numencal cornputation algorithms. It provides a solid foundation for the utility 
of this sampled-data method in cornputer apptications. The mauix M and vector P are 
defined as 
where p is the Laplace complex parameter, and L-' (.) denotes the inverse-Laplace crans- 
form. For an input given by (2.10). the solution of (2.16) at t = nT cm be written in a 
similar way to (2.13): 
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This method is efficient. For a given time interval, a constant matrix M and a constant 
vector P are computed only once. The computationai cost associated with each point 
during simulation is in the order of 0(m2). where m is the size of the system matrix. It 
is also accurate. Since the constant matrices are computed only once, extra effort can be 
spent on computing them as accurately as necessary. Because a stable system will damp 
out any numencal errors [19], the error introduced by finite precision arithmetic will 
not increase with the increase of simulation time. Besides the transient analysis of LTI 
circuits at fixed discrete instants of time. this method is also applicable to PSL networks 
and SDMs [ t 9,621. 
2.5 A Numerical Laplace Transform Inversion Method 
In this section. we review a numencal Laplace Transfom inversion method [69,70,7 11. 
It can be used for time domain solution of LTI networks, and is equivaient to numerical 
integration of differentiai equations. Because this method can provide accurate results 
and can handle discontinuous functions like Dirac impulses, it was chosen as the integra- 
tion method for the differential equations formulated in this thesis. In particular, it was 
used for the computation of the time derivatives of the transition matrix and of the input 
transfer vector. 
The method is based on numerical evaiuation of the Laplace transform inversion 
in tegral 
where s is the complex frequency and V(s) is the Laplace transform. Exact inversion 
is possible only if the poles of V(s) are known, and some approximations are necessary 
to avoid root-finding procedures. The change of variables z = st was introduced, and 
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equation (2.19) becomes 
Next, e' was approrimated by a Padé rational function 
The approximation 6 ( t  ) to v ( t  ) becomes 
Parameters M and N must be chosen so that the function V(Z / t ) R N , M ( ~ )  has at least 
two more finite poles than zeros. For N < M, 
where zi are the poles and Ki are the residues of RNVM. They were computed with high 
precision and recorded in tables. The integral in (2.22) c m  be calculated by residue 
calculus as 
* M 
For a given function V(s), its time domain waveform is computed numerically from 
(2.24). Red-time functions can be evaluated using only the poles in the upper half plane, 
and the computationai cost is reduced by one-haif. 
The formula (2.24) is exact for time domain functions that are polynomials of t of 
order upto M + N. For generai functions, it exactly inverts the fîrst M + N + 1 te= 
of the Taylor series expansion. Due to the division by t in (2.24), this method cannot be 
used for t  = 0, but discontinuous functions like unit-step and Dirac impulses at Ume zero 
do not cause any problem. 
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The inversion by (2.24) is very accurate for smail values of t ,  but error grows with 
time. In order to preserve accuracy, a stepping algorithm is used to reset the time ongin 
after each step. The resetting is easy to apply for lumped linear networks, and is equiv- 
dent to numerical integration of differential equations. The order of integration can be 
changed between 1 and 46 without any difficulty. It is a very high order and absolutely 
stable integration method. Compared with ordinary integration methods, an additional 
advantage is: it can correctly handle discontinuous functions, and c m  be used across the 
switching instants. The disadvantages are: (1) It is based on the Laplace transform for- 
mula, and loses its advantages if the functions are nonlinear; (2) It is based on complex 
number arithmetic, and requires network solution at multiple frequencics for each inte- 
gration step. The per step computational cost is usually larger than ordinary integration 
me thods. 
The time domain derivatives of the network function cm also be evaluated. They are 
based on the property of Laplace transform 
Select N and M so that ( z / t ) " V ( ~ / t ) R ~ , ~ ( r )  has at ieast two more finite poies than 
zeros. Then ail terms after the summation in (2.25) do not contribute to the inversion, 
and the formula for the n-th derivative of v ( t )  is obtained as 
The derivative cm be computed with little extra effort, as most of the time is spent on the 
evaluation of V ( t i / t ) .  
Chapter 3 
Noise Analysis 
Although dunng the design cycle of SDMs, information on the circuit thermal noise 
performance is very useful [3,4]. general noise analysis methods for SDMs are still not 
available. 
This chapter presents a new tirne domain noise anaiysis method at electricai circuit 
level. It can be applied to thermal noise analysis of SDMs. and is useful for PSL net- 
works, where frequency dornain noise analysis cannot be done easily. 
The theories were implemented in a computer program. Numericd examples are 
given and, where possible, cornparisons with exact analysis or physical measurements 
are made. Primitive results of this chapter were reported in [72,73]. 
3.1 Introduction 
Electrical noise is usually small in cornparison to other signals and may be ignored. 
However, given the present trend towards Iow voltage and Iow power designs, it can 
become significant and limit the circuit performance in a fundamentai way. Accurate 
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prediction of noise at the output of a circuit becomes necessary to evaluate performance 
measures like SNR and DR. This is especially m e  for high resolution circuits Iike SDMs. 
In traditional SPICE type simulators, noise simulation is available in frequency do- 
main. However, frequency domain noise anaiysis of SDMs is not possible. General 
methods for simulation of SDMs have been presented by many researchers [63, 10, 65, 
14, 1 1, 16, 18, 61, 191, but nobody has given a method for noise analysis of SDMs at 
electricai circuit level. Their noise performance remains unknown until physical mea- 
surements are made on the manufactured samples. 
In this chapter, we present algorithms for time domain noise analysis of SDMs. In 
addition, the algorithms cari be applied to periodically switched linear networks, such as 
SC and SI filters, where frequency dornain analysis is complicated. The method com- 
putes the complete transient response to noise and other desired signals in a sampled 
data manner. It simultaneously addresses the issues of accuracy and efficiency. A brief 
introduction to circuit noise sources in integrated circuits is given in section 3.2. Noise 
anaiysis methods for LTf circuits, PSL networks, and nonlinear circuits are reviewed in 
section 3.3. The new method is presented in section 3.4, and numerical results for the 
noise analysis of a few circuits are given in section 3.5. 
3.2 Circuit Noise Sources and Models 
Electrical noise is random fluctuations in currents and voltages due to the discrete nature 
of electronic charge. These fluctuations are called thermal, shot, or flicker noise, based 
on the physicd mechanism that produces them [74]. In this section, we give a brief 
review of circuit noise sources and their rnodeling techniques. 
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Thermal noise arises frorn random thermal motion of free electrons in a conducting 
medium. The net effect of the thermal motion of al1 electrons constitutes a noise current 
Rowing through the conductor with random directions and zero mean value. Thermal 
noise spectrum is flat up to 6000 GHz [ X I ,  which is much higher than the bandwidth of 
rnost circuits. For practical purposes, thermal noise is considered white and contains al1 
frequencies in equal amount. For a conductance of value G, the power spectrum density 
of the thermal noise current is given as 
Frequency domain representation of thermal noise consists of a constant PSD S( f )  = 7 
versus frequency. It is shown in Fig. 3.1. 
Figure 3.1: Power spectrum density for thermal noise 
A noisy resistor can be rnodeled, either by its Norton equivalent as a noiseless resistor 
in parallel with a current noise source with power 4kTGA f,  where Af is the noise 
bandwidth of interest, or by its Thevenin equivalent as a voltage source in series with the 
noiseless resistor, as shown in Fig. 3.2. 
Shot noise is always associated with direct-current flow. Its power spectrum is [76] 
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Figure 3.2: Resistor thermal noise mode1 
where q is the electronic charge, and ID is the average forward-bias current. Equation 
(3.2) holds up to gigahertz frequency range. 
Nicker noise, also known as l/ f noise, exists in active devices and some discrete 
passive elements like carbon resistors. In bipolar transistors, it arises from the random 
capture and release of charge carriers by traps associated with contamination and crystal 
defects. Flicker noise is always associated with direct current flow. Its power spectrum 
is 1761 
where I is the direct current in Amperes, f is frequency in Hertz, KI is a device depen- 
dent constant. and a. b are constants used in modeling. 
Noise in a MOSFET switch is dominated by the thermal noise associated with its 
charnel ON-resistance. while the noise generated in the OFF state is usuaiiy neglected [25]. 
A cornmon mode1 for a MOSFET switch is shown in Fig. 3.3, as an ideal switch in series 
with a noisy resistor. An operational amplifier is a complex hinctional block with a large 
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Figure 3.3: Switch thermal noise model 
number of noise sources. Its noise behavior is usuaily characterized by lurnped equiva- 
lent noise current and noise voltage sources at the input [76], as shown in Fig. 3.4(A). The 
input noise currents of modem opamps are very smail, and are usually neglecied [25]. A 
widely used thermal noise model for opamps is shown in Fig. 3.4(8), where R, is the 
equivalent thermal noise resistance. 
Figure 3.4: Opamp thermal noise mode1 
3.3 Noise Analysis Methods: Review 
Noise analysis of electncai circuits is performed either in time or frequency domain. 
Electrical circuits are generaily classified as linear circuits. where frequency domain 
analysis methods are used, or as noniinear circuits, where time domain analysis rnethods 
are used. In the following, the noise analysis methods based on these classifications are 
reviewed. 
3.3.1 Linear Circuits and Frequency Domain Noise Analysis 
In frequency domain noise analysis, the PSD of the noise source is given and the circuit 
is generally restricted to be lumped, linear and time-invariant (LLTI). If the circuit is 
nonlinear, it is assumed to have a fixed bias and can be linearized around the DC oper- 
ating point. Noise analysis is done on the linear small signal model. For LLTI circuits 
the noise power at the output, S.( f),  is related to the input noise power, S'( f ), by the 
frequency domain transfer function from the noise source to the output. H ( f ) ,  by the 
relation 
SO(f) = l ~ ( f  )12s'(f (3.4) 
Typically, there are many uncomlated noise sources. and it is necessary to compute the 
transfer function 
total noise at the 
where H,(f) is 
from each noise source to the output at each frequency of interest. The 
output is then 
the transfer fûnction from the n-th noise source S',(f) to the output, 
and N is the total number of noise sources in the circuit. If we are interested in the 
noise power ai oniy one output, then the computational cost can be reduced by using the 
adjoint network concept [20,77]. Noise analysis of LLTI circuits in frequency domain is 
well established and is available in most SPICE-like analog simulators. 
Closely related to LLTI circuits are PSL networks, which are lumped linear circuits 
with periodically operated switches. Direct frequency analysis of these circuits is pos- 
sible [78, 79, 801. As in the case of LLTI circuits, the noise analysis is done in the 
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frequency domain and requires calculation of frequency transfer functions. The use of 
the adjoint network concept [20.77] can reduce the cornputational cost in case of many 
uncorrelated noise sources. 
Noise analysis of PSL circuits is complicated by another factor. Frequency domain 
representation of electronic noise is generaily wide-band and typically extends well into 
the GHz range [81]. Due to the switching nature of these circuits, the high frequency 
noise is aiiased. or folded, into the Iower frequency bands 1211, as illustrated in Fig. 3.5. 
It becomes necessary to compute the aliasing transfer functions for each noise source. 
PSD 
Figure 3.5: Aliasing into baseband 
The total noise power at the output due to the aliased components becomes 
where the h s t  summation over m takes into account the effect of aliased frequency 
components, f, is the dock frequency and HT( f )  is the transfer function from the input 
at frequency (f + n fa) to the aliased output at frequency f. The cost increases due to 
the need to compute additional, possibly a large number of, aliasing transfer functions. 
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3.3.2 Nonlinear Circuits and Time Domain Noise Analysis 
Time domain noise analysis becomes necessary either for nonlinear circuits, where the 
small signal model is not acceptable, or for time varying circuits where direct frequency 
domain analysis is not straightforward. Two distinct approaches have been used for time- 
dornain noise simulation. One method employs a random number generator to provide 
a time-domain waveform thai approximates noise. The other is based on the solution of 
stochastic differential equations. Both methods will be reviewed in the following. 
The basic idea of the first method is to generate a time domain wavefonn that mimics 
the underlying physical process and causes random fluctuation in voltages and currents. 
One approach is described in [66], where each noise source is represented by a sum of 
a fixed number of sinusoids with random phases. The frequencies of these sinusoids 
are distributed in the desired frequency-band, and the magnitude of each sinusoid is 
proportional to the noise power in that frequency slot. Many simulation mns are carried 
out by a classical transient analysis algorithm, and statistical averages of the noise power 
at each time step are computed [66]. Very high frequency sinusoids have to be included to 
approximate white noise sources. This is especially important in switched circuits. When 
the desired frequency-band is wide, the noise representation may have poor spectmm 
resolution. Additional frequency components can be included to improve the resolution, 
but with the penalty of increased computational cost. 
Another way to generate a noise waveform was described in [G7]. The noise source 
is modeled as a random amplitude pulse wavefonn. It consists of pulses of width h with 
the amplitude of each pulse given by a Gaussian random number generator, as shown 
in Fig. 3.6. The variance of the Gaussian random number generator controls the power 
level, and the width of each pulse is inversely proportional to the maximum frequency 
up to which we want to model the noise spectrurn [67]. 
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Figure 3.6: Random noise waveform 
Since superposition does not apply, al1 noise sources and signals must be applied 
simultaneously. Transient analysis is performed to cornpute the complete response of 
the circuit. Typicdly, this is followed by a Fast Fourier Transform (FFT) to estimate the 
frequency spectrum at the output of the circuit and to calculate performance measures, 
such as SNR, 
The second method for time domain noise analysis [26, 1081 is based on the solution 
of stochastic differential equations. It assumes that the noise power level is much smailer 
than the signal power level, and the state of the nonlinear circuit is decided exclusively by 
the signal contents. The circuit is linearized at each t h e  step using the first two terms of 
the Taylor series expansion, and the noise variance is computed on this linearized circuit. 
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This method requires the solution of very large systems of equations at each time step to 
compute the noise results. 
Another closely related method assumes the noise to be much smaller than the pri- 
mary signal, and linearizes the nonlinear equations using Backward Differentiation For- 
mulae (BDF). The network obtained is linear periodically time varying (LPTV). The 
noise is applied to the LPTV circuit and the output is calculated by means of time Vary- 
ing transfer functions [82]. 
The approach based on circuit linearization at each time step is not suitable for sigma- 
delta modulators. where the state of the quantizer output is not decided exclusively by 
the large deterministic signal. At some time points. the noise power may be comparable 
in magnitude to the signal power and change the quantizer output. Also, due to its highly 
noniinear nature, the circuit cannot be represented by an equivalent small signal model. 
3.4 New Time Domain Noise Analysis Method 
In this section we present algonthms for the time domain noise anaîysis of LLTI circuits. 
It cm also be applied to circuits that contain mainly linear elements and some time Vary- 
ing or nonlinear elements, such as clocked switches and single or multi-bit quantizers. 
This extends the application of the algorithm to SC and SI circuits, and to SDMs. Both 
SC, SI. and CT SDMs can be analyzed. The time domain noise waveforms are generated 
with a desired noise amplitude and a Bat spectrum over a limited range of frequencies. 
We present a sampled data noise analysis method that cornputes the complete response 
to noise and signals in one step. There are no restrictions on the relative power levels be- 
tween the deterministic and noise signals, which is an advantage over the methods given 
in 126,821. 
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3.4.1 Time Dornain Thermal Noise Mode1 
A time domain waveform with a given PSD in the frequency domain has to be generated 
to represent noise. An exact time domain representation of white noise is not possible. 
However, a reasonable approximation that gives correct results can be generated. One 
method is to generate a series of pulses of width h seconds with the amplitudes given by 
a Gaussian random number generator [67], as shown in Fig. 3.6. A study is given in [67] 
to show this approximation is reasonable for modeling thermal noise. The maximum 
frequency up to which the noise mode1 is correct can be controlled by reducing the width 
of the pulse. The power spectral density is controlled by the variance a2 of the random 
number generator, and is given by 
where q is the noise power level, as shown in Fig. 3.1. Setting the power level to r] = 0.2, 
h = 0.001 and taking N = 256 samples of the time domain noise waveform, the Fast 
Fourier Transfonn (FFT) is shown in Fig. 3.7(A). The power in the waveform is 175.5 W, 
which compares approximately with the expected power of 200 W given by (3.7). Note 
that the waveform is not smooth, does not represent a uniform PSD as needed for a white 
noise spectrum, and has a variance of 0.58. Averaging the FFI' over 10 sets of data gives 
a smoother curve, as shown in Fig. 3.7(B), with the variance reduced by a factor of 10 
to 0.058, and the averaged power is 192.5 W. This averaging of the noise spectrum leads 
to smoother curves but increases the execution time of noise analysis. In most cases we 
integrate the noise power over a frequency band and, in this case, multiple simulations 
to perforrn smoothing are generally not needed. Another method to smoothen data and 
which does not require multiple simulation runs is to use a moving window to compute 
a weighted average of neighboring points. In Our work we have used a Ham window of 
length 61 for data smoothing of FFT spectra of length 64k samples. 
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Figure 3.7: PSD of a noise waveform (A) 256 samples (B) 10 sets of 256 samples 
In tirne domain analysis, al1 noise sources are modeled in the manner discussed 
above. In each time slot of width h, the i-th source is modeled as a pulse of ampli- 
tude ui given by 
where the power level fi is obtained from (3.7). and N(0,l) is a normally distributed 
random number generator with zero mean and standard deviation of unity. Since dl 
sources are uncorrelated, a new random value is used for each source in each time slot. 
Unlike the frequency domain analysis. al1 noise sources, including the primary input 
signal, are applied to the circuit simultaneously, and the complete transient response is 
calculated. The adjoint network concept is not needed. 
Pseudo random number generators have a finite period. For reiiable simulation, it 
is necessary to rnake the penod much longer than that needed in the simulation. If we 
consider typicai values of a clock frequency of 10 MHz, simulation of 100,000 clock 
cycles, 100 uncorrelated noise sources in the circuit. and a noise bandwidth of 1 GHz, 
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then approximately 10" random numbers are needed for simulation. This does not pose 
a problem for modem random number generators. where periods of the order of 1050 or 
more cm be easily obtained [83]. 
3.4.2 Noise Simulation Method 
Tirne domain noise analysis of SDMs dernands a transient algorithm that simultaneously 
addresses the issues of efficiency and accuracy. Efficiency is needed because of the large 
number of time points required for noise analysis. Accuracy is needed to detect the effect 
of a small noise waveform in the presence of large signals. 
The sampled data analysis algonthm given in [19, 621, as reviewed in section 2.4, 
is an efficient and accurate method for transient analysis of LLTI circuits. For input 
u ( t )  = eat, t 2 t,, this algorithm calculates the network response at fixed and equally 
spaced time instants of t  = nT, as given in (2.18): 
The fixed-time interval T cm be chosen arbitrarily and does not depend on the circuit 
time constants. The oniy operations needed during simulation are one matrix-vector mul- 
tiplication and one vector addition. This aigorithm can dso be applied to PSL networks 
and SDMs. It is chosen as the simulation engine for the proposed noise analysis method. 
Thermal noise is modeled by a waveform similar to Fig. 3.6, and is treated as a 
step source in each time slot of width h. Equation (2.18) is modified to accommodate 
additional noise sources 
where P, is the zero-state unit-step response due to the 3-th noise source, u, is the am- 
plitude of the noise source in that time slot given by (3.8), Psi is the zero-state response 
due to the i-th signal eait. and K2 and Kt are the total number of noise and signal sources 
in the circuit. The simulation step-size is set as the width of the noise pulse h. 
Periodically switched linear networks change topologies at switching instants only. 
Within each phase, the network is lumped, linear and time invariant. The tirne domain 
noise analysis proposed in (3.9) can be applied. One set of constant matrix and vectors is 
computed for each phase, and stored before the simulation starts. During simulation, the 
cornplete response to deterministic and noise signals is calculated successively by (3.9), 
and sets the initial condition for the following phase. Simulation proceeds by repeating 
the process. 
Often, only the solution at the end of each phase of a PSL network is of interest. The 
step-size of the time-domain noise analysis is limited by the pulse width of the random 
noise waveform. It is usually much smaller than the phase duration, due to the need 
to mode1 the noise power at high frequencies that might be aliased into the baseband. 
Nevertheless, because the circuit is linear and time invariant within each phase, the noise 
analysis can be speeded up by using different step-sizes to compute the noise and the 
signai response. The step-size for analysis of the signal is set to be the phase duration. 
While the noise analysis step-size is set to be a fraction of the phase duration. It is 
given by the number of sidebands that the user is concemed for noise fold-over effects. 
Equation (3.9) is modified to 
where vector w saves the zero-state noise response. It is re-set to zero at the beginning 
of each phase at nT, and is computed successively through many smail steps of h, until 
the end of the phase at nT + T. The cornpiete response at nT + T is formed as the 
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surnrnation of w(nT + T), the zero-state signal response, and the zero-input response. 
The circuit performance in the frequency domain is obtained by FlT on the time domain 
data. In this rnethod, the matrices M(h), M ( T ) ,  and vectors P, (h), PBi (T) are constant 
for given step-sizes of h and 2'. and are computed only once before simulation starts. 
A SDM can be partitioned into a nonlinear block - the quantizer, which updates its 
outputs at extemal clock edges only, and a linear block - the rest of the circuit. Between 
clock edges, the output to the linear block cm be computed with feedbacks from the 
latched quantizers treated as step inputs [19]. Noise analysis of a SDM proceeds by 
computing the output of the linear block at the clock edges based on equation (3.10), 
updating the quantizer outputs, and repeating the process for next clock cycle. 
3.5 Numerical Examples 
The method has been applied to thermal noise andysis, and implemented in a cornputer 
program, SiMthermal. In this section, we give the simulation results for a few circuits 
to show the usefulness of the method. Where possible, our results are compared with 
previously published results or measurements. Al1 CPU execution times are given for 
a Sun Sparc 20/71 workstation. Al1 frequency spectrums are obtained by FFï on 64k 
time-domain simulation data. The prefix 'k' is used to represent 21° = 1024 data points. 
3.5.1 Simulation Accuracy: A Simple RC Circuit 
The simulation accuracy of SIMthermal is illustrated on a simple RC circuit shown in 
Fig. 3.8. The input to the circuit is a mixture of sinusoids of 1-volt peak-voltage, and 
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Figure 3.8: A RC circuit 
with 10 kHz, 1 MHz, 2 MHz, 3 MHz, 4 MHz frequencies 
Frequency [Hz] Simulated [VI Exact [Y] 1 Absolute Error [VI 
Table 3.1 : Magnitudes at Fundamental Frequencies (Bilateral) 
The transient response is computed until the steady-state is reached and FFT is per- 
formed on a section of the transient waveform. The FFT plot in Fig. 3.9(A) shows that the 
simulation noise floor is 220 dB below the signais. Cornparisons of the FFT magnitudes 
at the fundamental frequencies with direct frequency anaiysis are listed in Table 3.1, 
where accuracy of 13 decimal digits is demonstrated. 
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Figure 3.9: RC circuit: simulation accuracy 
The same circuit is analyzed again when both thermal noise generated by the resistor 
and input signal e ( t )  are present. Thermal noise is modeled by a random pulse waveform 
shown in Fig. 3.6, and is treated as a step source in each time slot of width h. The thermal 
noise power generated by the resistor in the RC circuit at room temperature is given by 
Note that the thermal noise is many orders of magnitude smdler than the prirnary signal 
e ( t ) .  The transient noise analysis is carried out with h = 1.2207 x IO-? s, correspondhg 
to a noise bandwidth of 8.192 MHz. The FFI' results in Fig. 3.9(B) show the presence 
of both the input frequencies and the noise floor due to thermal noise. Since the thermal 
noise floor is about 160 dB below, and the simulation noise is more than 220 dB below 
the input frequencies, the thermal noise result can be expected to be accurate. Its noise 
spectrum is clean, which suggests that the simulation accuracy is adequate and the ther- 
mai noise analysis results are not distorted when computed with large signal waveforms. 
These examples show that SIMthermd can provide accurate simulation. A numericd 
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noise floor of -220 dB is observed. It cm meet the challenge of noise analysis of high- 
resolution SDMs. 
For this LTI circuit, direct frequency-domain noise andysis is possible. Its thermal 
noise power spectrum density is 
where H( f )  is the transfer function from noise source to output. Excellent agreement 
between frequency domain analysis and FFT spectra of time-domain simulation data is 
shown in Fig. 3.10(A). In this experiment, the time-domain noise simulation was done 
once, and the FIT spectra smoothed by a moving Hann window. If necessary, multiple 
simulations with different seeds c m  be done to average the noise spectra for a closer 
agreement. 
The noise power in frequency band [O, f] is 
The noise power computed from FFT spectra matches equation (3.14) in Fig. 3.10(B), 
and shows the theoretical lirnit of expected for this circuit. 
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Figure 3.10: RC circuit: thermal noise simulation 
3.5.2 Linear Time Invariant Circuits 
In order to validate the proposed technique, the ninth order filter [55] in Fig. 3.1 1 was 
analyzed and the results are compared with HSPICE frequency-domain noise analysis. 
In this circuit, thermal noise is generated by al1 resistors. The noise pulse-width h = 5 ps 
was used. 
The plots in Fig. 3.12 show the excellent agreement between the HSPICE frequency- 
domain analysis and the FFT spectnim of SIMthermal time-domain simulation. Ln this 
experiment, the SIMthemal results were smoothed by a 6Lpoint moving H m  window. 
In order to make cornparison easy, the FFT spectnim of SIMthermal simulation has 
been scaled up by 3.0103 dB. This is because HSPICE gives unilateral results in fre- 
quency domain, whereas the standard FFT spectrum is bilateral. The HSPICE thermal 
noise power curve is obtaiaed by numencal integration of its frequency-domain noise 
analysis. As shown in the figure, SIMthermal results closely follow the HSPICE noise- 
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power curve and converge to the same constant. 
Figure 3.1 1 : A ninth order low-pass filter 
CHAPTER 3. NOISE ANALYSIS 
- 10.' id 1 O' 
Frequency pd-iz] 
Figure 3.12: 9th-order filter: thermal noise simulation 
3.5.3 Periodically Switched Linear Circuits 
The circuit in Fig. 3.13 is a SC integrator from [22]. The clock frequency is 10 kHz, and 
there are four phases with equai widths of 25 p. The capacitors are 10 pF each, and 
the switches have 3.5 k 0  ON-resistances. The operationai amplifier has 700 kHz unity 
gain-bandwidth and an eguivalent noise resistance of 1.55 Ma. In this circuit, thermal 
noise is generated by the switches and the opamp. As rnentioned in section 3.3.1. high 
frequency noise can be aiiased into the baseband due to switching. We can control the 
simulated noise bandwidth by changing the pulse-width in the noise waveform used in 
transient analysis. The noise bandwidth is inversely proportional to the pulse width and 
a narrower pulse will result in more themal noise being aiiased into the baseband. The 
noise power in the baseband will eventually saturate, due to the fact that the circuit will 
not be able to respond to very high frequency signals. 
The phenornenon of increased noise power in the baseband with increasing noise 
bandwidth is shown in Fig. 3.14(A). for noise bandwidths of 40 kHz, 2 MHz, 10 MHz, 
CHAPTER 3. NOISE ANALYSIS 
Figure 3.13: A switched-capacitor integrator 
and 50 MHz. The curves for noise bandwidth of 10 MHz and 50 MHz are virtually 
identical, indicating that the noise power in the baseband has saturated to its final limit. 
The physical measurement data for this circuit were provided in [22]. They are shown in 
Fig. 3.14 by the circle syrnbol. The smali differences between simulation and rneasure- 




Figure 3.14: SC integrator: thermal noise simulation 
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3.5.4 Oversampled Sigma-Delta Modulators 
In this section, a SC and a CT SDM are simulated to show the usefulness of the proposed 
algorithm. Comparisons with experimental observations are made. 
A Switched-Capacitor Sigma-Delta Modulator 
~ P F  CLK= 1 .O24 MHz 
Figure 3.15: A second order switched-capacitor SDM 
The circuit in Fig. 3.15 is a second-order switched-capacitor sigma-delta modulator. It is 
clocked at 1.024 MHz and the input signal is a 1 kHz sinusoid of amplitude 0.75 V. The 
circuit is simulated initially with ideal elements, i.e., the switches have zero conductance 
in their OFF state and zero resistance in their ON state. The opamps have infinite unity 
gain-bandwidth, and there is no thermal noise generated by elements in the circuit. It 
takes SIMthermal 18.64 seconds to simulate 74k clock cycles. The output spectrum 
obtained by FFT on the last 64k data is shown in Fig. 3.16(A). It displays the typical 
high-pass quantization noise shaping of the modulator with a zero at DC. Assuming a 4 
Wz bandwidth, the signal to quantization noise ratio for this ideal case is 80.5 dB. 
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Frequency [kHz] Frequency [kHz] 
Figure 3.16: SC SDM: (A) ideal elements (B) with thermal noise 
The same circuit is simulated again, this time with non-ided elements. The switches 
have ON-resistances of 3.5 kR and are accompanied by thermal noise. The opamps have 
unity gain-bandwidth of 7 MHz and equivalent noise resistance of 1.55 Mn. Simulation 
of 74k clock cycles now takes 12.3 minutes for a noise bandwidth of 102.4 MHz. FFT 
results are shown in Fig. 3.16(B). Due to the presence of thermal noise, there is now 
a noise floor at lower frequencies around - 1 15 dB, instead of a zero at DC. At higher 
frequencies the quantization noise dominates, and the circuit still displays quantization 
noise shaping. Smoother output spectra compared with Fig. 3.16(A) are also observed. 
This indicates that the thermal noise acts as a dithering signai in the circuit. Assuming 
a 4 kHz bandwidth, the signal to quantization and thermal noise ratio for this non-ideal 
case is 77.7 dB, a drop of 3 dB from the previous case with ideal elements. 
An oversarnpled sigma-delta modulator achieves high resolution by shaping most 
of the quantization noise out of the signal-band. Ln theory, higher order noise shaping 
results in higher resolution. In reaiity, this is not always true. A lower limit of the output 
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noise power exists because of the electrical noise floor [3,4]. When in-band quantization 
noise power decreases, the total noise power will eventually be dominated by electrical 
noise. Simulation results in this section match the above predictions. 
1 ;  i 5 e 7 0 O !  1 2  i 5 0 ;  0 o ! o  
Frequency [kHz] F requency [kHz] 
Figure 3.17: SC SDM: (A) with thermal noise (B) with increased thermal noise 
As an experiment, al1 thermal noise powers in the network were increased by 20 dB 
and the circuit was re-simulated. The simulation results in Fig. 3.17(B) show that the 
thermal noise floor increases by the sarne amount at low frequencies while quantization 
noise eventudy dominates at high frequencies. The signal to quantization and thermal 
noise ratio is now 70.2 dB, an additional drop of 7 dB compared with the previous case 
of non-ideal elements. The loss in performance due to higher electrical noise is evident. 
Further testing has shown that. as expected, the thermai noise generated by the input 
stages dominates the noise floor at the output. This example shows that thermal noise 
limits the resolution of a SDM in a findamental way. 
CHAFTER 3. NOISE ANALYSIS 
A Continuous-Time Sigma-Delta Modulator 
CLK 
Figure 3.18: A second order continuous-time SDM 
- 1 W o ' ; 2 4 à a s  
Frequency [kHz] 
Figure 3.19: CT SDM: (A) ideal elements (B) with thermal noise 
The second exarnple, the SDM in Fig. 3.18, uses continuous-time instead of switched- 
capacitor integrators. The circuit is clocked at 1 .O24 MHz and the input is a 2 kHz sinu- 
soid of amplitude 0.5 V. Simulation results with ideal elements are shown in Fig. 3.19(A). 
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They took 8.83 seconds of CPU time for 74k clock-cycle simulation. The results display 
a high-pas quantization noise transfer with a zero at DC. 
The circuit is simulated again with non-ideal elements such that the resistors and 
oparnps are associated with thermal noise. The opamps have a unity gain-bandwidth of 
10 MHz and equivalent noise resistance of 1.55 Ma.  Computation of 74k clock cycles 
now takes 1.73 minutes and the results are shown in Fig. 3.19(B). The thermal noise floor 
can be observed at low frequencies. 
Cornparison With Prototype Chip Measurement 
In the ide channel test. the signal is shoned to ground. In this case. clock jitter has little 
effect on the circuit performance. The noise floor is dorninated by quantization noise 
and circuit noise - especially thermal noise. The ide channel measurement result of a 
second-order switched-capacitor SDM was provided in [Ml. It is reprinted in Fig. 3.201. 
This measurement result displays a Bat noise spectrum at low frequencies and high-pass 
quantization noise shaping, which is very similar to the SDM thermal noise simula- 
tion results shown in Fig. 3.16(B). The simulation and measurement examples are both 
second-order SC SDMs. Although they are different circuits. the similarity between their 
spectnim shapes gives confidence to our method. 
3.6 Chapter Surnmary 
In this chapter, we presented an efficient method for the-domain computer-aided noise 
analysis of sigma-delta modulators. To the best of the author's knowledge, general noise 
analysis methods for SDMs at the electricai circuit level have not k e n  presented before. 
'Reprinted with permission from [85]. 
Figure 3.70: S .  Sen, PhD thesis: f, = 10MHz. Ide channel test 
The new method gives full details of malog simulation. and the noise contributions by 
individual elements can be easiiy snidied. It is useful in derailed circuit design and 
verification phases for SDMs. 
The method can aiso be applied to penodicaiiy switched linear aetworks. Compared 
with the frequency-domain noise anaiysis of PSL circuits, it  has its advantages. The 
computation of aliasing transfer functions is not needed. This offsets the computational 
cost by the use of a narrow puise to mode1 high fkequency noise. Since di uncorrelated 
noise sources are applied simultaneously, the adjoint network concept used in fkquency 
domain noise analysis is not needed either. 
The algorithms have been implemented in a cornputer prograrn. Exarnples of thermal 
noise simulation were given. Simulation results were compared with exact analysis, di- 
rect frequency analysis. or measurements where available. Good agreement was shown. 
Thermal noise analysis for 75776 dock cycles of typical SDMs is obtained in less than 
20 minutes of CPU time on a Sun Sparc workstation. 
The rnethod is illustrated with thermal noise analysis only. It cm be readily extended 
to other types of noise. including colored ones, when a suitable random waveform repre- 
senting the noise [85] is available. 
Chapter 4 
Dithering Analysis 
This chapter proposes a new method for electricai circuit level dithering anaiysis of 
SDMs. It is an application of the tirne domain noise analysis rnethod presented in chap- 
ter 3. The aigorithm has been irnplemented in a cornputer program, and can be used to 
study dithering effects in SDMs with or without the presence of thermal noise and clock 
j i tter. 
Simulation exarnples of a switched-capacitor and a continuous-time SDM are given. 
The influence of dithering in breaking up the limit-cycle pattern is shown, and the role 
of thermal noise in acting as dithering noise is demonstrated. The results of this chapter 
were presented in [86]. 
4.1 Introduction 
SDMs are popular in digital audio and telephony applications, where high conversion 
resolution is required and the signal bandwidth is s m d  to modest. With the highly 
nonlinear element - quantizer - in the feedback loop, all sigma-delta modulators suffer 
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frorn performance degradation due to unwanted tones in the signal-band [29]. These 
tones are usually signal dependent, and are generated from the periodic noise structure, 
pattern-noise. at the input of the quantizer. The tonal phenornenon can be severe if the 
input signal is slowly varying or if its amplitude is srnall. and are often referred as idle 
channel tones [29]. The Hurnan ear is very sensitive to pattern-noise [30]. In order to 
improve the quality of signal conversion, additional noise can be added to the circuit [30, 
87, 88, 89, 90. 9 1,921 to break up the noise pattern and eliminate unwanted tones. This 
technique is referred to as dithering. 
The effect of dithering has been studied extensively at block level [29. 30, 89, 871. 
It is useful for digital modulators. For analog modulators, it is useful in the conceptual 
design phase, but encounters great difficulty in circuit design phase. The limitations are: 
1. Dithering noise can be inserted at the beginning or at the end of each block only. 
The locations for exploring dithering are restricted. 
2. Although thermal noise information is important for the study of the dithering 
effect,' it is not available at block level. 
3. Continuous-time SDMs cannot be handled. 
Electxical circuit level dithering analysis is needed, but such a method was not avail- 
able elsewhere. In this chapter, we give a new elecnical circuit level method forcomputer- 
aided dithering analysis of SDMs. It cm be used to study dithering effects in SC, SI, and 
CT SDMs, with or without the presence of thermal noise and clock jitter. The method is 
presented in section 4.2, and the simulation results of a SC and a CT SDM are given in 
section 4.3. 
'1t is observeci that thermal noise can smooth out most of the small in-band tones 1301. 
4.2 New Dithering Analysis Method 
The general noise analysis method described in chapter 3 can be extended to handle 
dithering anaiysis. A random dithering noise is represented in time domain as a random 
amplitude pulse waveform. as shown in Fig. 3.6. The pulse amplitude is assigned by the 
dithering noise sequence. which can be generated by a pseudo-random number generator. 
The noise-bandwidth is controlled by the pulse width, and the noise power is controlled 
by the variance of the randorn pulse-amplitudes. Both parameters are given by the user. 
Equation (3.9) is modified to accommodate dithering noise 
where K3 is the number of dithering noise sources added to the circuit. vector Ph (h) is 
the zero-state unit-step response from the 1-th dithering noise source to the output, and 
&(nh) represents the noise amplitude in time dot (nh). The vectors Pb (h) are constant, 
and are computed only once in a preprocessing step. During simulation. the circuit is 
analyzed by solving (4.1) successively. Dithering noise added to any node in the circuit 
can be handled and cm be studied with thermal noise. This is a major advantage over 
block-level analysis. 
4.3 Numerical Examples 
The algorithm has been implemented in a cornputer program, SIMdither. It accepts ali 
types of linear elements, dock controiied ideal switches, and latched comparators as 
building blocks. Here we give simulations for a SC and a CT SDM to show the usefulness 
of the method. The results are compared with experimentai observations. 
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4.3.1 A Switched-Capacitor Sigma-Delta Modulator 
The second-order SC SDM shown in Fig. 3.15 is studied with the input 
v( t )  = 0.01 s i n ( 2 ~  ft) V, f = 1kHz. 
, I I signal I 
Time [ms] Frequency [kHz] 
Figure 4.1: SC SDM: ideal elements (A) comparator input (B) output spectrum 
The modulator is first anaiyzed with ideal switches and ideal opamps. As shown in 
Fig. 4.1(A), pattern-noise is visible at the input of the quantizer. The PSD of the quantizer 
output sequence is shown in Fig. 4.1(B). It clearly displays idle channel tones at multiple 
frequencies. These tones are large, and severely degrade the conversion quality. 
The modulator is next anaiyzed with the assumption that al1 switches are non-ideal 
with 3.5 kQ ON-resistance and infinite OFF-resistance. and the operationai amplifiers are 
non-ideai with 7 MHz unity-gain bandwidth and 1.55 MQ equivalent noise resistance. 
The output plots are similar to what are shown in Fig. 4.1. 
(A) thermal noise is present, 12.68 minutes 
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Figure 4.2: SC SDM: thermal noise is present (A) original (B) dithered 
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(6) 0.05 V rms dithered when thermal noise is present, 12.73 minutes 
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When non-ideal switches and non-ideal opamps generate thermal noise, the output 
plots are quite different from the previous case. As shown in Fig. 4.2(A), the PSD of the 
output sequence displays much smoother noise floor, where the small ide channel tones 
have disappeared. Only harmonic distortion of the input signal is visible. The noise floor 
in the low frequency range is determined by thermal noise, while in higher frequency 
ranges, it is dorninated by quantization noise. The comparator input waveform shown in 
Fig. 4.2(A) exhibits the same noise pattern as before. 
In an atternpt to remove the remaining nonlinear distortion. a 0.05 V rms (root-mean- 
square) random dithering noise is added to the input of the comparator. Simulation over 
74k clock cycles takes 12.73 minutes with the presence of thermal noise. As shown in 
Fig. 4.2(B): (1) The periodic noise pattern at the cornparator input is destroyed; (2) The 
harmonic distortion disappears, and a smooth noise floor is obtained; (3) The dither- 
ing noise added at the input of the quantizer experiences the same noise-shaping as the 
quantization noise, and increases the quantization noise floor; (4) Thermal noise still 
dominates in the low frequency range. 
The simulation results agree with experimental observations [30] that there exist idle 
channel tones at the output of SDMs; thermal noise cm ease out most of the small in- 
band tones, and additional dithering noise is needed to remove the remaining ones. 
4.3.2 A Continuous-Time Sigma-Delta Modulator 
CLK 
Figure 4.3: A continuous-time second order sigma-delta modulaior 
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(A) ideal case, 4.43 seconds 
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(B) 0.15 V nns dithered, 5.41 seconds 
Figure 4.4: CT SDM: DC input, ideai elements (A) original (B) dithered 
As the second example, we consider the CT SDM in Fig. 4.3. The clock frequency is 
1.024 MHz and the reference voltages are f 2.5V. The input to the modulator is a small 
constant voltage v(t) = 0.375 V. As shown in Fig. 4.4(A), the comparator input wave- 
form clearly displays pattern-noise, and multiple tones appear in the plots of the output 
power spectrum. Random dithering noise of 0.15 V rms is applied to the comparator 
input. The noise pattern is destroyed and the idle channel tones disappear. This is sliown 
in Fig. 4.4(B). 
4.4 Chapter Summary 
In this chapter, we presented an efficient dithering analysis algorithm for SDMs. To the 
best knowledge of the author, it is the jrst-mer method available at electrical circuit 
level. The advantages over block level analysis are: (1) there are more freedoms in the 
study of dithering effect. Dithering noise can be added to many nodes in the circuit, 
not just at the beginning/end of each block; (2) The effect of dithering can be studied 
in conjunction with the study of thermal noise and clock jitter effects; (3) SDMs with 
continuous-time loopfilters can be easily simulated. This dithering analysis method is 
useful in the detailed circuit design phase of analog modulators. 
Chapter 5 
Varying-Step Sampled-Data Analysis 
This chapter presents a new method for sampled data analysis of LTI circuits. It differs 
fundarnentally from classicai sampled data anaiysis in that the data points can be spaced 
with slightly varying time intervals. 
The special sampled data method can be used for clock jitter analysis of SC and 
SI filters, as well as SDMs. No restriction is imposed on the jitter waveform. It enables 
random jitter analysis at the electricd circuit level. This is a major advance over previous 
approaches, where only periodic clock jitter could be analyzed. 
The method needs numericai evaiuation of the time derivatives of the transition ma- 
trix, a well known quantity in circuit theory, and the time derivatives of the input transfer 
vector. Methods for direct numerical computation of the denvatives are given in this 
chapter. They are based on circuit theory concepts, and are illustrated on modified nodal 
analysis. 
The theory was implemented in a cornputer program. Numerical examples are given 
on the clock jitter analysis of a SC and a SI filter. Analysis of SDMs is addressed in 
chapter 6. 
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5.1 Introduction 
Accurate reconstruction of a sampled signal requires that the sampling should have oc- 
curred at precisely known time instants. In reality, because of noise and various inter- 
ferences coupled into the clock generating circuitry, the actual clocking instants deviate 
slightly from their nominal values. This small deviation is cdled clock jitter, as illus- 
trated in Fig. 5.1. It introduces errors into the system. 
Figure 5.1 : Clock jitter 
Clock jitter in the input sampling circuit imposes fundamental limits on the quality 
of a sampled system. The error is directly added to the signal and cannot be corrected 
in later stages [93]. It is a major design issue, especially in high frequency and high 
resolution applications. 
The performance of an analog sampled data circuit is critically affected by clock 
jitter. Theoretical analysis and experimental studies show that clock jitter can shift the 
frequency response of a SC filter and generate undesired sidebands [94]. The fact that 
dock jitter contributes significantly to the noise level in high frequency SDMs is well rec- 
ognized [S, 6,7,8,9]. Experimental studies [57] show that sinusoidal clock jitter reduces 
the height of the input sine component and introduces sideband fiequency components, 
while random clock jitter results in an overall elevation of the noise floor. 
Although clock jitter is usuaily wideband, previous methods [27,28] at the electrical 
circuit level are fundamentally restricted to periodic jitter waveforms. They are also 
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lirnited to the analysis of ideal SC circuits. We present a new method at elecvical circuit 
level. It is applicable to clock jitter analysis of SC and SI filters. as well as SDMs. No 
restriction on the jitter waveform is imposed. Both periodic and random clock jitter can 
be analyzed. 
A state-of-the-art review of clock jitter analysis is given in section 5.2. The method 
is described in section 5.3. It requires numericai evaluation of time derivatives of the 
transition matrix and of the input transfer vector. Direct numerical computation methods 
for these derivative matrices and vectors are given in section 5.4. Numerical exarnples of 
random and periodic clock jitter analysis of a SC and a SI filter are given in section 5.5, 
and the simulation results are compared with experimental observations. 
5.2 Clock Jitter Analysis: Review 
Two distinct approaches have been used for clock jitter analysis: the digital and the 
electrical circuit approaches. Methods in the first category assume that input sampling 
is the only source of error, and view the circuit as digital. The analysis is done on 
the z-domain transfer function or on the difference equation describing the digital filter. 
Methods in the second category view the circuit as electrical, and apply circuit anaiysis 
techniques. An overview is given in the foiiowing. 
5.2.1 Digital Circuit Approach 
A typical example in this category is described in [94]. The key points are: ( 1) Nonuni- 
form input sampling is viewed as the only source of error introduced by dock jitter; (2) 
An analog sampled data circuit is assumed to perform discrete-time mathematicai op- 
erations only, and the anaiog side of circuit effects is disregarded; (3) The anaiysis is 
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performed on either the r-domain transfer function or the difference equation describ- 
ing the circuit. The process is as following: The input signal is sampled by a switch 
associated with timing jitter, and is fed into the transfer function of the digital filter; The 
output sequence of the digital filter is then converted into a continuous-time waveform 
by a sarnple-and-hold arrangement drîven by the same clock as the sampling switch. 
Due to the simplifications in the anaiysis, no restriction on the jitter waveform is 
imposed. But this approach is highly abstract and mathematical. and the drawbacks are: 
:. Tedious hand-analysis is needed to obtain the z-domain transfer function or the dif- 
ference equation. This is often not an easy task [95]. Furthermore, in some cases, 
when the signais are not sampled-and-held, the z-domain or difference equation 
solution is not valid [951; 
2. Transient information is missing. The input and output of the circuit are viewed as 
data sequences, regardless the exact timing when the sampling occurs. But circuit 
nonidealities like switch ON-resistances and opamp finite frequency response have 
the consequence that the capacitor voltages never charge or discharge fully during 
a switching interval [95]. As far as the effect of clock jitter is concemed, the exact 
switching time is important. It can severely affect the performance estimation of 
high frequency and high resolution circuits, such as high frequency SC filters and 
SDMs. 
5.2.2 Electrical Circuit Approach 
Methods in this category apply circuit analysis techniques, and usuaily no hand deriva- 
tions of the transfer function are required. 
Previous methods in this category [27, 281 are based on classical SC analysis tech- 
niques which exploit the periodic switching nature of the circuit. They are fundamentally 
restricted to periodic clock jitter. In addition. these methods are formulated in the QV 
regime, where time-domain integration is avoided by eliminating current from the for- 
mulation. Some circuit nonidealities, like switch ON-resistances and finite frequency 
response of the amplifiers. cannot be included. Some important elements for modeling 
SI filters, like controlled current sources, are not available as well. The formulation in 
the QV regime lirnits the usefulness of these methods. 
General methods, which are applicable to both SC and SI circuits and can be used 
ta andyze the effects of random clock jitter, are needed. Such a method is given in this 
chapter. 
5.3 Varying-Step Sampled-Data Analysis 
5.3.1 Background 
Transient analysis of dynamic linear networks usually requires time integration with 
many small steps [68]. The demand for accuracy leads to an exceedingly long execu- 
tion time [19]. Simulation accuracy and efficiency are often traded off. 
Frequently, we are interested in the solutions at some discrete time instants only. An 
example is the transient analysis of PSL networks. Only the circuit outputs just before 
switching are of interest. Information about the wavefonns between switching instants 
is usually not needed. In this case, it is possible to simultaneously maintain simulation 
accuracy and efficiency. 
Sampled data analysis of analog circuits, reviewed in section 2.4. cm be used to 
compute the circuit response successively at fixed discrete tirne instants. The simulation 
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is carried out by difference equation manipulations on pre-computed constant matnces 
and vectors. Simulation efficiency and accuracy cm be achieved at the same time. It 
is useful when long and accurate transient analysis is needed at discrete tirne instants. 
The underlying condition is that these discrete time instants are known a priori, that is, 
no uncertainty in the timing is allowed. In addition, the time instants should be equally 
spaced, or at least the spacing between them should belong to a finite set of fixed time 
intervals. These two conditions ensure that only a finite, and preferably a small set of 
constant matrices and vectors need be pre-computed. 
We are interested in clock jitter analysis of PSL networks and SDMs. As explained in 
section 2.3, they are dual time circuits with a rapidly varying dock and a slowly varying 
input signal. Transient analysis over a large number of dock cycles is required to evaluate 
their performance measures. In addition, SDMs are high resolution circuits. Simulation 
accuracy has to be addressed. Fortunately, for these circuits only the solution just before 
switching is of interest. Sampled data analysis is suitable in this situation. 
Random clock jitter brings fluctuations to the switching period. Because of the un- 
certainty in switching, the exact timing when the circuit changes its state is not known in 
advance. The conditions to apply classical sampled data analysis are not satisfied. 
We present a new sampled data analysis method that can be used to compute circuit 
response at discrete time instants separated by slightly varying intervals. The simulation 
is done by difference equation manipulation on a set of precomputed constant matrices 
and vectors. Both simulation accuracy and efficiency can be maintained. It can be applied 
to clock jitter analysis of PSL networks and SDMs. No restrictions are imposed on the 
jitter waveform. The effects of either random or arbitrarily defined deterrninistic clock 
jitter on the circuit performance can be analyzed. 
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5.3.2 The Algorithm 
Tirne domain solution of linear system of equations (2.5) can be written in closed fom [ 191 
for complex exponential input u ( t )  = en'. t 2 t,: 
Defining 
equation (5.1) can be written as 
We are interested in the solution of (5.1) at discrete time instants separated from each 
other by (2' + At) ,  where T is a fixed time interval and At is a small deviation varying 
from step to step. A sampled data formula relating the solution at to and (to + T + At) 
c m  be written as 
x(to + T + At)  = M(T + At)x(to) + P(T + At)egt0. (5.4) 
The matnx M(T + At) and vector P(T + At) Vary from step to step with At. Direct 
evaluation of them at every step is too expensive. A solution is to approximate them by a 
mixture of precomputed constant matrices and vectors. When the deviation At is smail 
compared with the fixed time interval T, only a few terms of the Taylor series expansion 
around T can give good approximations: 
k (At)' d'M(t) 
M ( T + A ~ )  = M(T) +C- I i! dti t = ~  
i=l 
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where k is the number of the differential terms. Methods for direct numericai cornputa- 
tion of M(T) and P(T) were given in [19.62]. and methods for the derivative matrices 
and vectors are given in section 5.4. Constant matrix M(T), vector P(T), and their time 
derivatives up to the h-th term are cornputed before the simulation starts. At each step 
of ( T  + At), matrix M(T + At) and vector P ( T  + At)  are approximated by equation 
(5.5). The response at ( t o  + T + At)  is evaluated by (5.4). The circuit solution cm be 
computed successively by recursively repeating the process. 
This method is an extension of the sarnpled data analysis method presented in [19, 
621. The major differences between them are: 
1. The previous method can only be used to compute equally spaced data points, 
while the new method can be used to compute data points spaced with slightly 
varying time intervals; 
2. The previous method only precomputes a constant matrix M and a vector P, while 
the new method precomputes their time derivatives as well. 
Many properties of the new method, such as the way how multiple inputs are handled, 
and the types of input functions allowed, are the same as presented in [19,62]. They wili 
not be discussed again in this thesis. 
53.3 Simulation Accuracy 
if the matrix M(T), vector P(T), and their derivatives are known at each simulation 
point, the only operations involved in (5.4) and (5.5) are matrix/vector multiplications 
and additions. The simulation accuracy is controiied by the accuracy with which M ( T ) ,  
P(T), and their derivatives are computed, and the number of terms used in the Taylor 
series approximations of M(T + At) and P(T + At). 
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The constant matrices and vectors are computed only once in a preprocessing step. 
Extra effort can be spent to calculate them accuntely. Another important factor that 
limits the overall accuracy is how well M(T + At) and P(T + A t )  are approximated. 
This is controlled by the number of terms used in the Taylor series approximations. The 
remainders of Lagrange's form for the approximations are 
(At)(*++') d 
M - R ( ~ + I )  = ( - ) ( k + l ) ~ ( ~  (k + l)! dt 1 ) 
(At)("+') d 
PR(k+l)  = ( - ) ( k + l ) ~ ( t  (k + l ) !  dt 2 1 
where &, & exist between T  and (T + At) .  The error E at simulation instant t  = to + 
T + At is bounded by 
where X(to + T + At) is the vector of variables computed by (5.4) when M and P are 
approximated by (5.5). If At is insignificant compared with T, accurate approximations 
cm be obtained even with small k. This is the case for clock jitter analysis, where 
the uncertainty is usually less than 1% of the clock period. Vpicdly, relative per step 
inincation error of the simulation algorithm can be set in the range of - 10-l2 
with k = 3 to 5 only. Tests on a typical circuit show that for k = 5 and At = 10%T, 
M(T + At) and P(T + At) were approximated with 12 decimal-digits accuracy. 
5.3.4 Simulation Cost 
The computationai cost for M and P, and their time derivatives may not be trivial, but 
these matrices and vectors are computed only once and the cost is amortized over a long 
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transient analysis. 
Assuming dense matrices and vectors, the total computational cost at each simulation 
point for evaluation of (5.4) and (5.5) is ( ( k  + l)m2 + (k + t )m + 2k - 2) multiplies 
and ( (k  + l)m2 + (k - l ) m  + 1) additions. It is in the order of O ( ( k  + l)m2), where 
m is the size of the system matrix. When k is small, the computational cost per point 
is comparable to the equal-step sampled data method in [19, 621. Normally, equations 
(5.4) and (5.5) are evaluated only once for each phase of a PSL network. For a two phase 
circuit, two simulation points are needed for each dock cycle. The computational cost 
per dock cycle is 0(2(1i + l)m2). 
5.3.5 Storage Requirernents 
The storage requirements for each pair of M and P matrices of double precision accuracy 
are [19]: 
Memory = 8 B 2 ~  + 16BCD bytes 
where B denotes the number of systern variables ( voltages and currents), C the number 
of input sources, and D the number of phases in a clocked circuit. 
For the new method, the storage of M. P, and their derivatives up to the kth term are 
needed. The memory requirements grow to 
Memory = 8 (k  + 1 ) g 2 ~  + 16(k + 1)BCD bytes. 
When k = 3, the memory required to store the matrices for a circuit with B = 100 
variables, C = 2 input sources, and D = 2 phases is 650k bytes. 
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5.3.6 Application: Arbitrary Waveform Clock Jitter Analysis 
The sampled data method is also applicable to a resvicted set of time varying and/or 
nonlinear circuits. in a similar way to [19]. These circuits change characteristics at dis- 
crete time instants only. Between those instants. the circuits are lumped, linear. and time 
invariant. Typicai exarnples of circuits in this category are SC and SI filters, as well as 
SDMs. 
Consider the case of SC and SI filten. These circuits are extemally clocked, and 
change topologies at switching instants only. The network inside each phase is lumped, 
linear. and time invariant. Clock jitter anaiysis of these circuits is illustrated in the fol- 
lowing. Assume a two phase circuit, and that the nominal durations for phases 1 and 
II are Tl and T2. Because of clock jitter, there is a small deviation of At varying 
from switching interval to interval, and the actual phase duration becomes Tl + Atl, 
Tz + At2, TI + At3, T2 + At4 . . . Before the simulation starts, constant matrices and 
vectors Ml (Tl), PI(T l ) ,  M2(T2), P2(T2) and upto their k-th time derivatives are com- 
puted numerically for both phases. and stored for future reference. At each simulation 
step, M(T + At) and P(T + At) are computed from those constant matrices and vecton 
according to formula (5.5). The simulation process is shown in Fig. 5.2. The circuit 
Figure 5.2: Simulation of periodically switched linear networks 
response is evaluated at the end of each phase, as marked by the black dots in the graph, 
md the solution becomes the initial condition for the succeeding phase. The process can 
be expressed by the following formula: 
which explains how the circuit solution is computed successively at the end of each 
phase. 
There are two major advantages of this method. First, no restriction is imposed on 
the jitter waveform. The small deviation At can belong to a random process. or Vary 
according to a deterministic function. The method can be applied to arbitrary wavefonn 
dock jitter analysis. Second, matrix M and vector P stand for the zero-input and zero- 
state circuit responses respectively. They are formulated at the linear circuit level. Al1 
linear circuit elernents are accepted in the formulation. This enables the modeling of a 
wide variety of circuit implementations. The method can be applied to the clock jitter 
analysis of both SC and SI circuits. It is also applicable to SDMs, and this will be 
discussed in detail in chapter 6. 
5.4 Time Derivatives of the Transition Matrix and Input 
Transfer Vector 
The transition rnatrix M is related to the zero-input response and the input transfer vector 
P is related to the zero-state response of the circuit. They can form the complete response 
at discrete time instants separated by a varying step (T + At),  as given in equation (5.4). 
Matrix M(T + At)  and vector P(T + At) Vary from step to step with At. Although 
direct evaluation is possible [19], it is too expensive to perform at each step of a long 
simulation. Because jitter At  is usually small compared with nominal dock duration 
T, it is possible to approximate M(T + At) and P(T + At)  with high accuracy by a 
few terms of their Taylor senes expansion around T. Numencal evaluation of the time 
derivatives of M and P are needed. 
Popular formulation approaches for circuit analysis include the state-variable, modi- 
fied nodal and tableau method. The state-variable formulation leads to a set of ordinary 
differential equations (ODE'S), while modified nodal and tableau methods result in a set 
of differential-algebraic equations (DAE's) 1621. The transition matrix for ODE's is the 
matrix exponential eAT; it has many nice properties, including [68]: 
Thus, if eAT is computed, evduation of its time denvatives is straightforward. Closed 
form analytical solution for DAE's is also available, for example, in the review pa- 
per (961, but it is mathematically oriented and highly complicated. T i e  derivatives 
of the transition matrix cannot be obtained by simple matrix manipulations as in the case 
of ODE's. Although DAE's cm sometimes be transformed into ODE's, it is not always 
possible, for example, when the coefficient matrix is singular. This is the case for the 
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MNA equations 
where the matrix C is often singular. Direct methods to compute the denvative matrices 
and vectors for DAE's are needed. 
In this section, we present a new method for direct numerical cornputation of arbitrary 
order tirne derivatives of the transition rnatrix and of the input transfer vector. It is based 
on circuit theory concepts. Although the aigorithm are illustrated on modified nodal 
analysis, they are readily extensible to tableau and state-space formulations. 
5.4.1 Themethod 
Since M and P are solutions to circuit equations, it is natural to consider methods based 
on numerical integration of differential equations to compute their derivatives. However, 
physical rneanings of their denvatives are not well defined. Careful examination has to 
be done on how to formulate the differential equations. Fortunately, LTI systems have 
the property that if the response to the input x ( t )  is the output y ( t ) ,  then the response 
to X' ( t  ) is y'(t) [97]. Differential equations for the time derivatives of M and P can be 
formulated using this property. 
The MNA equations for a LLTI circuit are [55] 
where w(t )  is the input source vector, and v(0-) is the initial condition. Because the 
superposition rule apples to Linear circuits, the complete response cm be obtained as a 
sum of the zero-state response, vzs(t), which is the solution of 
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and the zero-input response, vzI(t). which is the solution of 
W )  Gv(t)  + C- = Cv(0-). 
dt 
Methods for direct computation of M ( T )  and P(T) were given in [62]. The vector 
P(T) was evaluated by numerically integrating (5.12) over the time intervai [O, Tl. Based 
on the relationship 
the matrix M was constnicted as 
where the intermediate matrîx N ( t )  was evaiuated, one column at a time, as the response 
to a unit impulse excitation appearing in the correspondhg row of the RHS (right-hand- 
side) vector. For example, the first column of N(t) was obtained as the solution to 
By using the derivative property of LTI systerns, the n-th time derivative of P can 
be computed as the zero-siate response when the excitation is the n-th derivative of the 
source function: 
and vector P(") (T) is computed by numerical integration of (5.17) over [O, Tl. 
The n-th time derivative of M is given by 
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where the j-th colurnn of the intermediate matrix N(")(t) is obtained as the response to 
6(")(t) appearing in j-th row of the RHS vector, which is the solution to 
Computation of the derivatives of M and P requires numerical integration of the dif- 
ferential equations (5.17) and (5.19). Because the Dirac impulse and its derivatives are 
involved, we select the numencal Laplace inversion method [69,70,7 11, reviewed in sec- 
tion 2.5, for the integration. The major reasons are: (1) this rnethod can correctiy hande 
discontinuous functions, like the unit step, Dirac impulse, and even its derivatives; (2) It 
can provide accurate results. 
5.4.2 Example: A RLC Circuit 
Figure 5.3: A simple RLC circuit 
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A computer prograrn was written to compute the derivatives of M and P. Here the LTI 
circuit in Fig. 5.3 is used to illustrate the method and test the accuracy of the prograrn. 
When the excitation is the unit-step function, u( t ) ,  the MNA matrices are 
The first-order derivative of P is the solution to 
It can be written analytically as 
-606( t )  + 2 6 s i . n  9 - 30 cos 8 
-4J15si.n~ + 6OcosB 
e-t/4 
p'(t) = 
606( t )  + 2 6 s i n  6 - 30 cos B 
606(t)-14fisinB--30cosB , 
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where t 2 O and 8 = f i t / 4 .  The same expression is obtained as compared with direct 
differentiation of P(t), which was provided in [62]. 
The value of P' (T)  is computed by numerical Laplace inversion of 
which is the Laplace domain representation of (5.20). When T = 0.35 second, 
This result was computed by the program, and accuracy of 12 decimal digits is achieved. 
Tht: second column ' of ~ ' ( t )  is the solution of 
'Since the first and fourth rows of the matrix C are zero-vectors. computation of the fint and fourth 
columns of ~ ' ( t )  is not necssary, as they will not contribute to ~ ' ( t ) .  This is similar to what was 
describeci in [62]. 
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Its value is obtained by numerical Laplace inversion of the system of equations 
When t = 0.35 second, it equals 
Other columns of ~ ' ( 0 . 3 5 )  can be computed in a similar way, and the matrix ~ ' ( t )  is 
obtained as 
where accuracy of 12 decimal digits is obtained as compared with analytical results. 
In this section, systems of linear differential equations are formulated for direct compu- 
tation of the time denvatives of M and P. The derivative matrices and vectors are ob- 
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tained by numencal integration of differential equations. The numencal Laplace inver- 
sion method was chosen as the integration method. because it can provide very accurate 
results and can correctly handle Dirac impulses and their derivatives. Although the inver- 
sion requires network solution at multiple cornplex frequencies for each integration time 
step [19], the high computational cost can be tolerated, because the derivative matrices 
and vectors are evaluated only once in a pre-processing step before the simulation starts. 
The computational cost is in exchange for the computation accuracy, which is important 
for the application of clock jitter anaiysis of high resolution circuits. 
A formula was given to compute derivatives of the time response v ( t )  to a s-domain 
function V ( s )  with the numerical Laplace inversion method [69, 70, 711. Only a few 
steps are necessary in addition to the computation of v(t). This formula is based on the 
properties of the Laplace transfom. and is done in complex arithrnetic. Along with the 
computation of M and P. it can be used to evaluate their time derivatives. This approach is 
different from the method provided in this section, which directly gives the time domain 
formulation of the derivative matrices and vectors. Nevertheless, they provide the same 
results. 
5.5 Numerical Examples 
The theories have been implemented in a cornputer program, SIMjitter. It can be used to 
analyze the effects of arbitrary waveform clock jitter on PSL networks and SDMs. Here 
we give simulation results of a few circuits to show the usefulness of the method. 
Because of dock jitter, there is uncertainty in the clock period. The t h e  instants 
when the switching is taking place are not regularly spaced, but the Fast Fourier Trans- 
form is based on equally spaced data. In order to hùfill the conditions for power spectrum 
estimation by the FFT, additional circuit outputs on equaliy spaced grids are computed 
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by SIMjitter. In this thesis, al1 the PSD plots for the dock jitter analysis exarnples were 
obtained by FFI' on equally spaced data from SIMjitter. 
5.5.1 Simulation Accuracy: A Bandpass Filter 
Figure 5.4: A bandpass filter 
Accuracy of the dock jitter analysis was tested on a LTI circuit - the bandpass filter 
shown in Fig. 5.4. The circuit response at unequally spaced data points was computed by 
the varying-step sampled-data algorithm implemented in SIMjitter, and the results were 
compared with exact analysis. 
When the input e ( t )  = sin(2at) V. the output can be written analytically: 
where the constants are 
- & . ' . a ' . ' A S i  0 1 2 3 4 5 6 7 8 9 1 0  
Time [s] 
Figure 5.5: Bandpass filter (A) simulation results match exact analysis (B) difference in 
the order of pV 
The analytical result of v ( t )  is 
01 = 6.08487678389001 
wz = 6.28318530717959 
dl = - 1.57OIO'El336359? 
d2 = 1.57150728127396. 
plotted in Fig. 5.5(A) as the continuous curve, and 
the data points, marked by small "crosses", were obtained by SMjitter simulation when 
1 ms rms Normally distributed random fluctuation existed in the nominal simulation 
step of 0.1 second. This is equivalent to 1% jitter. The SIMjitter simulation results 
were based on C t e m  Taylor series approximation of M(T + At) and P (T + At). The 
difference between SIMjitter simulation and exact analysis is displayed in Fig. 5.5(B), 
where simulation accuracy in the order of 10-l2 was obtained. This exarnple shows that 
SIMjitter can provide accurate results. 
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5.5.2 A Switched-Capacitor Filter 
Figure 5.6: Third-order Chebyshev switched-capacitor filter 
The circuit shown in Fig. 5.6 is a third-order Chebyshev SC filter, one of the design 
examples presented in [98]. It was clocked at 100 kHz, and the capacitor ratios are 
Iisted in Table 5.1. The switch ON-resistances are 500 $2, and opamps have unity-gain 
bandwidth of 700 kHz. 
The input to the circuit is a 1 V peak-to-peak sinusoid of 0.5 kHz. When the clock- 
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ing happens at precisely desired time instants. a 'clean' sinusoid can be observed from 
the simulation results shown in Fig. 5.7. Once the dock is fluctuating, the circuit per- 
formance deteriorates drastically. As shown in Fig. 5.8(A). when 5 ns-ms sinusoidal 
jitter of 100 Hz is present in the clocking, large sideband frequency components appear 
equally spaced on both sides of the input component. at distances equal to the multiples 
of the jitter frequency. When 5 ns-rms unifonniy distributed jitier is present in the dock- 
ing, the overall noise fioor was heightened, as shown in Fig. 5.8(B). These phenornena 
agree with what was observed experimentally [57,94]. 
Ci, = 1.5609 1 Cil = 1.0000 1 Cl* = 1.6252 1 Cl = 31.7120 
Table 5.1 : SC Filter: Capacitor Ratios 
Figure 5.7: SC filter output spectrum: no jitter 
Frequency [kHz] Frequency [ H z ]  
Figure 5.8: SC filter: with O. 1% (A) sinusoidai jitter (B) random jitter 
The switched-current filter 1981 shown in Fig. 5.9 was studied with small signal models 
replacing the transistors and biasing current sources. A first-order srnall signal mode1 
was used for the transistors. and open-circuit was used for the biasing current sources. 
The clock was at 100 kHz, and the input was a O.lpA sinusoid of 0.5 kHz. 
Multiple simulations under the same condition as the SC filter were performed. When 
there is no jitter, and there is O. 1% sinusoidal jitter in the clocking, the simulation results 
are simiiar to the results of the SC filter, as plotted in Fig. 5.10 and Fig. 5.1 1 (A). When 
there is 0.1% random jitter in the clocking, a whitened noise floor is shown, but with 
slightly different shape as compared with the SC filter in the same operating condition. 
This is shown in Fig 5.1 1(B). 
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Figure 5.9: Third-order Chebyshev switched-current filter 
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Frequency [kHz] 
Figure 5.10: SI filter output spectnim: no jitter 
Ld-J 1 U 4 I  a- O Q J I l d U U 4 4 3 1  
~requency [kHz] Frequency [kHz] 
Figure 5.1 1 : SI filter: with 0.1 % (A) sinusoidal jitter (B) random jitter 
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5.6 Chapter Summary 
This chapter presented a special sampled data analysis method for LTI circuits. The 
method differs fundamentally from classical sampled data analysis in that small varia- 
tions in the spacing between the discrete data points is allowed. It can be applied to the 
clock jitter analysis of PSL networks and SDMs. 
The major advantages of clock jitter analysis by this method are: (1) No restriction 
is imposed on the jitter waveform; (2) It is a general method and suitable for computer 
application; (3) It is at electrical circuit level. and applicable to a wide variety of circuits. 
We introduced a new method for numerical computation of arbitrary-order time denva- 
tives of the transition matrix M and of the input transfer vector P. A set of âifferential- 
algebraic equations (DAEs) was formulated, and the time derivatives of M and P were 
cornputed by direct numerical integration of the DAEs. The method is based on circuit 
theory concepts. Although it was illustrated on modified nodal analysis, this approach 
cm be readily extended to the state-space formulation or tableau method. 
A state-of-the-art review of clock jitter anaiysis of PSL networks was given. Nu- 
merical examples for clock jitter analysis of a SC and a SI filter were presented. The 
simulation results confirmed the theoretical predictions and expenmental observations 
in [57,94, 991: (1) Sinusoidal dock jitter introduces sideband tones equaliy spaced on 
both sides of the input component, at a distance equal to multiples of the jitter frequency; 
(2) Random clock jitter leads to overall elevation of the noise floor. 
Chapter 6 
Clock Jitter Analysis 
This chapter deals with clock jitter anaiysis of sigma-delta modulators at elecvical cir- 
cuit level. It is an application of the special sarnpled data analysis method presented in 
chapter 5. 
Numerical exarnples are given for a switched-capacitor and a continuous-time sigma- 
delta modulator. The influence of clock jitter on the performance degradation of SDMs 
involved in direct RFLF conversion is studied, and simulation results are compared with 
experimental observations. Primitive results of this chapter were presented in [73]. 
6.1 Introduction 
Clock jitter is one of the major Caus ce degradation of SDMs, especially in 
high frequency applications [IO, 7,9]. Sigma-delta data converters are traditionaiiy de- 
signed to convert low-frequency, "baseband", signals with high resolution. In baseband 
designs, the output error resulting from clock jitter is most likely masked by the elec- 
trical noise Roor. In high-frequency designs, however, the effect of clock jitter becomes 
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significant. 
Recently, because of the increasing interest in compact and low power transceivers 
for wireless communication systems, various RF (radio-frequency) front-end conversion 
architectures are being proposed as alternatives to the conventional super-heterodyne 
schemes, which require significant numben of discrete components [IOl]. One of the 
architectures is a direct conversion which mixes the R F  signal down to the baseband 
directly by setting the sampling frequency equal to the incoming RF carrier frequency. 
Another more promising approach is the sub-sarnpling technique [IO21 which down- 
converts the RF signal by setting the sarnpling frequency as a sub-multiple of the RF 
carrier frequency. These schemes are presently under active research. Some recent 
works [LOO, 103, 104, 841 have used the sub-sarnpling technique in sigma-delta data 
converters to down-convert IF (intermediate frequency) signals. 
RF front-end designs are much more sensitive to dock jitter than baseband appli- 
cations. In SDMs used for direct RF/IF conversion, output error resulting from dock 
jitter could surpass thermal noise and become the dominant factor limiting conversion 
accuracy.' Because of clock jitter effects, a bandpass modulator [7] achieved only 25 dB 
SNR over a 2 MHz signal-band centered at a 25 MHz carrier frequency. This was much 
lower than the 56 dB performance obtained from transistor level full circuit simulation. 
Although dock jitter analysis methods are needed in the design of SDMs, they are 
not available at electrical circuit level. Block level dock jitter analysis cm be found in 
the literature [57,58], but its usefulness is limited due to the following drawbacks: 
1. The mode1 is highly abstract and mathematical, without details of electrical reai- 
ization. This level of anaiysis is useful only in the conceptual design phase. 
2. Thermal noise is one of the major factors that limit the resolution of a SDM. Clock 
' ~ h i s  will be shown in the following simulation examples. 
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jitter effects become concern only after they surpass the thermal noise floor. How- 
ever, thermal noise information is not available in the block level simulation. 
3. Continuous-tirne SDMs are very sensitive to clock jitter [105,7,8], but block level 
simulation of this type of modulator is difficult [8]. 
In surnmary, methods for clock jitter analysis at electrical circuit level, and applicable 
to CT SDMs, are needed. Furthemore, it would be desirable to include the thermal 
noise information. A method that possesses al1 of the above attributes is presented in 
section 6.2, and its usefulness is demonstrated on simulation examples in section 6.3. 
6.2 Clock Jitter Analysis Method 
A SDM can be partitioned into a nonlinear block (the quantizer), which changes its 
characteristics at external clock edges only, and a linear block ( the rest of the circuit). 
The output to the linear block can be computed with feedback from the latched quantizer 
treated as a step input [19]. The linear block could be a LTI circuit for a CT SDM, or a 
PSL network for a SC or a SI SDM. 
The varying-step sampled data analysis method for LTI circuits is given in (5.4) and 
(5.5). Its application to clock jitter analysis of PSL networks is given in (5.8). 
Additional procedures are needed for the simulation of SDMs: because of clock jitter, 
in general, the clock edges are not regularly spaced. At a clock edge, the output to the 
linear block is computed by (5.4) and ( 5 3 ,  or by (5.8), depending on whether it is a 
continuous or a discrete-time SDM. The state of the quantizer is updated according to 
the output of the linear block, and this process is repeated for the foiiowing clock cycles. 
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6.3 Numerical Examples 
In this section, a few examples are given to show the usefuiness of the rnethod. 
6.3.1 A Switched-Capacitor Sigma-Delta Modulator 
- ' * A  ; ô 7 0  ! o - ' @ g ; ;  5 à 1 s ! o  
Frequency [kHz] Frequency (kHz] 
Figure 6.1: SC SDM: (A) ideal elements (B) with thermal noise 
We have mentioned in the introduction that the output error due to dock jitter is reiatively 
smdl in baseband applications. It is most likely masked by the electricai noise Roor. In 
RFIIF front-end designs. the effect of clock jitter becomes important, and can become a 
dominant factor limiting the resolution. The foliowing experiments are used to iiiustrate 
these points. 
As an example, we study the SC SDM shown in Fig. 3.15. Its ideai operation and 
its thermal noise performance were presented in section 3.5.4. They are plotted again in 
Fig. 6.1 for reference. 
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- 0  I f 3 4 5 8 7 8  
Frequency [kHz] Frequency [kHz] 
Figure 6.2: SC SDM: (A) 1 kHz input: no jitter (B) 1025 kHz input: no jitter 
(C) 1 Wz input: 0.01% jitter (D) 1025 kHz input: 0.01% jitter 
In order to check only the clock jitter effects, thermal noise is not taken into account 
in the following examples. First, we considered a baseband signal with 1 kHz frequency 
and 0.75 V amplitude. Then, an IF sinusoid of 1.025 MHz frequency and the same 
amplitude was used. With the circuit clocked at 1.024 MHz, the IF signal is expected to 
be down-converted to 1 kHz in the baseband according to the sub-sarnpling theory. 
CHAP'TER 6. CLOCK J I ï ï E R  ANALYSIS 103 
Without clock jitter, the IF signai was down-converted to 1 kHz correctly. as shown 
in Fig. 6.2(B). A smoother noise spectmm is also observed compared with Fig. 6.2(A). A 
possible reason is that the high-frequency IF signal keeps the quantizer busy and breaks 
the lirnit cycles. 
When dock jitter is present, the noise spectrum is different. The circuit was sim- 
ulated again with 0.01% random jitter in the clocking, or equivalently, a small random 
fluctuation of 48.8 ps rms in the phase duration. The simulation results for the baseband 
version is shown in Fig. 6.2(C). The error resulting from dock jitter appears in the noise 
specû-um from O to 1 kHz, and exhibits a noise "skirt" around the signai component. It is, 
however, much lower than the thermal noise fioor around - 120 dB, shown in Fig. 6. I(B), 
and will be covered by the thermal noise floor. In strong contra-distinction, the in-band 
noise power increases drarnatically for the IF version. The noise "skirt" stays at -80 dB 
in the signal-band, which is 40 dB above the thermal noise floor. It will dominate the 
total in-band noise power and determine the performance rneasures for the modulator. 
The effect of periodic clock jitter was also studied. The circuit was simulated with 
48.8 ps mis sinusoidal jitter of 500 Hz in the phase duration of the clocking. As shown 
in Fig. 6.3(B), large tones appeared on both sides of the signal component. The distance 
between them is 500 Hz, which happens to be the jitter frequency. These tones are very 
large, and are much higher than the noise skirt resulting from random clock jitter with 
the same rms value, as shown in Fig. 6.3(A). 
In summary, a noise bbskirt" around the signal component was observed when random 
jitter appeared in the clocking. When sinusoidal clock jitter was present, large sideband 
tones appeared on both sides of the signal component at the distance of the jitter fre- 
quency. Information on thermal noise performance is important for SDMs intended for 
baseband applications, and information on the error due to clock jitter is important for 






Y 4  s-80 
a m 




P. -lN CD a -ta, 
-14a -140 
-100 -la 
-'mg 1 2 3  4 5 6  7 8 9 1 0  -lmO t 2 3 4  5 6 7 6 O 1 0  
Frequency [kHz] Frequency [kHz] 
Figure 6.3: SC SDM, 1 kHz input: 0.01% (A) Normally distributed (B) 500 Hz sinu- 
soidal clock jitter 
arately or simultaneously. 
6.3.2 A Continuous-Time Sigma-Delta Modulator 
As a second example, we consider the CT SDM shown in Fig. 3.18. Its ideal operation 
and its thermal noise performance were studied in section 3.5.4. The simulation results 
are plotted again in Fig. 6.4. 
The input to the modulator was a sinusoid of 2 W. The circuit was simulated first 
with Normally distributed random jitter, and then with sinusoidal jitter of 500 Hz in the 
clocking. The jitter power was 48.8 ps rms for both cases. 
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Figure 6.5: CT SDM: with 0.0 1% (A) Normaiiy (B) 500 Hz sinusoidal dock jitter 
As shown in Fig. 6.5, random clock jitter leads to an overaii elevation of the noise 
floor, and no obvious noise "skirt" can be observed. Sinusoidal jitter introduces large 
sideband tones on both sides of the signal component, at the distance of the jitter fre- 
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quency. In this continuous-time modulator, the effect of clock jitter is much more severe 
than in the switched-capacitor modulator. Clocked at the same rate, and with the same 
amount of jitter, the elevated noise Boor shown in Fig. 6.5(A) is much higher than that in 
Fig. 6.3(A). It surpasses the thermal noise fioor shown in Fig. 6.4(B), and dominates the 
in-band noise power. 
The simulation times by the SDNoise program were collected in Table 6.1. They 
are based on the time needed for transient analysis over 74k clock cycles of the CT and 
the SC SDM, and are classified in three categories, narnely, ideal analysis, thermal noise 
analysis, and dock jitter analysis. Simulation time in the order of minutes is shown. 
1 CT SDM 11 8.83 seconds ( 1.73 minutes 1 1.70 minutes ( 
ideal elements 
SC SDM 11 18.64 seconds 1 12.30 minutes 1 3.82 minutes 
Table 6.1 : Simulation Time for 74k Clock Cycles 
thermal noise 
6.3.3 Cornparison with Measurements 
dock jitter 
This research provides the first-ever method available at the elzcirical circuit level for 
clock jitter analysis of SDMs. Its validity cm be tested by comparing the simulation 
results with measurements. In the following, two cornparisons are made. 
First, we compare the measurements in [103] and in [84]. A second-order passive 
SC SDM was designed in [103] for low IF signal (10 MHz) conversion. The IF signal 
at 10.005 MHz was sampled by a clock at 10 MHz, and a baseband tone of 5 kHz was 
obtained. As shown in Fig. 6.6: the noise floor was at les t  80 dB d o m  from the funda- 
mental. It is simifar to the resdts of a baseband version where the sigrial was at 5 kHz. 
'Reprinted with permission from [103]. 
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The meûsurernents suggest that clock jitrer had little influence in diis IF application. and 




Figure 6.6: F. Chen PIiD thesis: Clocked at 10 MHz. 10.005 MHz IF input 
The use of SDMs in high IF (1ûO MHz and beyond) signai conversion was demon- 
strated in [84]. A second-order passive SC SDM was designed. The circuit was clocked 
at 10 MHz. and the signal was slighdy higher than 100 MHz. As shown in Fig. 6.7: the 
noise Boor was much higher than the ide channel test shown in Fig. 3.20, and a noise 
"skia" was clearly visible around the signal component. This suggests that clock jittex 
'~eprintcd with permission h m  [84]. 
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had significant influence on the performance of the SDCI: i t  surpassed thermal noise and 
determined the performance mesures. 
Figure 6.7: S. Sen PhD thesis: Clocked at 10 MHz. 100 MHz IF input 
The circuits in [IO31 and [84] were similar, and the same test instruments were used. 
Their rneasurements cm be compared. The phenornena shown in their measurements are 
in accordance with our simulation results shown in Fig. 6.1 and Fig. 6.2. 
As an aitemative way to validate the method the observations summarized fiom 
our simulation resulu were used to diagnose what was happening in a practicd circuit. 
In [LOO], a low-pass SC SDM was used to down convert an IF signal into baseband by 
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the sub-sarnpling principle. The clock frequency was 2.5 MHz. and the IF signal was 
10 kHz above it. The measurements were shown in Figure 4 of [lûû]. Although the 
signal was successfully converted to baseband at 10 kHz, the effect of clock jitter is 
obvious: excessive amounts of noise exist, and the noise "skirt" is only 40 dB down 
from the signal. Large sideband tones appear on both sides of the signal component in 
a regular pattern. This figure suggests that clock jitter contributed significantly to the 
performance deterioration of the modulator. and there were both random and periodic 
contents in the jitter. The measurements show agreement with the trend observed from 
our simulation results in Fig. 6.2(D) and Fig. 6.3(B). 
6.4 Chapter Summary 
This chapter extended the varying-step sampled data analysis rnethod proposed in chap- 
ter 5 to clock jitter analysis of SDMs. It is the first-ever rnethod available at the electrical 
circuit level for SDMs, and is applicable to modulators with either SC, SI, or CT loop- 
filters. 
Nurnericai examples of dock jitter analysis were given for a SC SDM when it was 
used to convert baseband signals, and when it wus used as an IF front-end io convert IF 
signals by the sub-sarnpling technique. The effect of random and sinusoidal clock jitter 
was studied on the SC SDM and a CI' SDM. Random dock jitter was shown to lead 
to an overall elevation of the noise floor, and sinusoidal clock jitter to introduce large 
side-band tones on both sides of the signal component, at the distance of jitter frequency. 
The CI' SDM was observed to be more sensitive to clock jitter than the SC SDM. 
The simulation results were compared with measurements, and good agreement was 
obtained. Simulation time in the order of minutes was shown for anaiysis of a typical 
SDM over 74k clock cycles when thermai noise and clock jitter were present. 
Chapter 7 
Conclusion 
7.1 Summary and Discussion 
This thesis developed cornputer-aided methods for analysis of sigma-delta modulators 
when there are noise sources in the circuit or jitter in the clocking. The algorithms are 
also applicable to periodically switched linear networks. 
Thermal noise is an important source lirniting the resolution, but traditional frequency 
domain noise analysis is not applicable to SDMs. On the othzr hand, perfonince as- 
timation of SDMs requires extremely long and accurate transient simulation, resulting 
in difficult time domain noise analysis. In this thesis, we presented a new time domain 
method. The noise sources are modeled as random amplitude pulse waveforms, and 
a sampled data method is used to compute the transient response when the signal and 
noise sources exist in the circuit simultaneously. The method was applied to thermal 
noise and dithering aoalysis of SDMs. It can also be applied to PSL networks, for which 
frequency-domain noise analysis is not straightforward. 
Clock jitter is another major source that results in performance degradation of SDMs. 
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Despite the fact that clock jitter is usually random, previous methods were restricted to 
periodic jitter analysis. They are based on classical SC methods that analyze the circuit 
by exploiting its periodic switching nature. The introduction of random clock jitter de- 
stroys the periodic switching pattern, and classical SC methods are not applicable. In 
this thesis, we gave a new sarnpled-data rnethod for Ln circuits. It differs fundarnentally 
from traditional sampled-data anaiysis in that it is a varying-step method. Small fluctua- 
tions in the spacing between the discrete data points are allowed. It was applied to dock 
jiiter analysis of PSL networks and SDMs. No restrictions on the jitter waveform were 
imposed. It cm handle either periodic or random clock jitter anaiysis. 
The transition matrix and input-transfer vector play important roles in circuit theory. 
They are related to the zero-input and zero-state circuit responses. Evaluations of their 
time derivatives are needed for the special sampled-data rnethod. This thesis presented 
methods for direct computation of the derivative matrices and vectors. They are based on 
circuit theory concepts and aimed at numerical computation. Sets of differential equa- 
tions are formulated, and the denvative matrices and vectors are computed by numerical 
integration of the equations. 
The methods for noise, clock jitter. and dithering analysis are the jirst-ever avail- 
able for SDMs at electncal circuit level. Modulators with either switched-capacitor, 
switched-curent, or continuous-time loop-filters can be analyzed. The methods are gen- 
erai, systematic, and suitable for computer application. No restrictions are imposed on 
circuit topologies. 
The theones we developed were implemented in a computer program, which can 
perform themai noise, dithering, and clock jitter analysis of SDMs. Simulation examples 
were given, and cornparisons were made with exact analysis, physicd measurements, or 
experimental observations. The program is fast and analysis of a typical SDM over 
several hundred thousand dock cycles is completed in the order of minutes. 
7.2 Future Work 
The work can be extended in many areas. One possibility is to consider distortion anaiy- 
sis of SDMs. Distortion generates undesirable tones in the passband spectrum, and lirnits 
the resolution of the converter. It is caused by nonlinearities in the feedback loop, such as 
opamp gain nonlinearity. capacitor voltage dependence. and quantizer nonlinearity [ 1061. 
This thesis and previous investigations [ 19.6 1 ] allow some linear imperfections, like 
the switch ON-resistances and finite gain-bandwidth product of oparnps, and a hanh non- 
linearity, the quantizer, in the formulation, but rnild nonlinearities cannot be included. It 
was pointed out that the first opamp and capacitor nonlinearities are significant sources of 
distortion [3, 1071. As a future research direction, the possibility of allowing mild nonlin- 
earities, like nonlinear capacitors, could be explored. Once this feature is obtained, both 
harmonic and intemodulation distortion could be studied in a general and systematic 
way at the electrical circuit level. 
Appendix A 
SDNoise Simulator 
A simulator, SDNoise (Sigma-Delta Noise analysis program), was developed using the 
theories and aigorithms presented in this thesis. It is interactive and written in Fortran. Its 
structure is shown in Fig. A. 1. SDNoise accepts as input a netlist of any network made up 
of extemally conirolled switches (ideal or nonideal switch with finite ON-resistances), 
passive linear elements R, L, C, independent current and voltage sources, linear depen- 
dent sources WT, VCî, CCT, CVT, ideal or finite gain oparnps, nonideai oparnps rnod- 
eled with a finite gain-bandwidth product, MOS transistors working in small signal con- 
dition, and single or multi-bit quantizen. Al1 numerical examples presented in this thesis 
were obtained from SDNoise simulation. 
APPENDIX A. SDNOISE SIMULATOR 
Figure A. 1 : Block Diagram of SDNoise 
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